mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
702277f07f
Replace spills to memory with spills to registers, if possible. This applies mostly to predicate registers (both scalar and vector), since they are very limited in number. A spill of a predicate register may happen even if there is a general-purpose register available. In cases like this the stack spill/reload may be eliminated completely. This optimization will consider all stack objects, regardless of where they came from and try to match the live range of the stack slot with a dead range of a register from an appropriate register class. llvm-svn: 260758
81 lines
4.7 KiB
LLVM
81 lines
4.7 KiB
LLVM
; RUN: llc -O0 -march=hexagon -mcpu=hexagonv60 < %s | FileCheck %s
|
|
|
|
; CHECK: vmem
|
|
|
|
target triple = "hexagon"
|
|
|
|
@vecpreds = external global [15 x <16 x i32>], align 64
|
|
@vectors = external global [15 x <16 x i32>], align 64
|
|
@vector_pairs = external global [15 x <32 x i32>], align 128
|
|
@.str1 = external hidden unnamed_addr constant [20 x i8], align 1
|
|
@.str2 = external hidden unnamed_addr constant [43 x i8], align 1
|
|
@Q6VecPredResult = external global <16 x i32>, align 64
|
|
@.str52 = external hidden unnamed_addr constant [57 x i8], align 1
|
|
@.str54 = external hidden unnamed_addr constant [59 x i8], align 1
|
|
@VectorResult = external global <16 x i32>, align 64
|
|
@.str243 = external hidden unnamed_addr constant [60 x i8], align 1
|
|
@.str251 = external hidden unnamed_addr constant [77 x i8], align 1
|
|
@.str290 = external hidden unnamed_addr constant [65 x i8], align 1
|
|
@VectorPairResult = external global <32 x i32>, align 128
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @print_vector(i32, i8*) #0
|
|
|
|
; Function Attrs: nounwind
|
|
declare i32 @printf(i8*, ...) #0
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @print_vecpred(i32, i8*) #0
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <16 x i32> @llvm.hexagon.V6.vandqrt(<512 x i1>, i32) #1
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @init_vectors() #0
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <512 x i1> @llvm.hexagon.V6.vandvrt(<16 x i32>, i32) #1
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare <16 x i32> @llvm.hexagon.V6.lvsplatw(i32) #1
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @init_addresses() #0
|
|
|
|
; Function Attrs: nounwind
|
|
declare <16 x i32> @llvm.hexagon.V6.vsubhnq(<512 x i1>, <16 x i32>, <16 x i32>) #1
|
|
|
|
; Function Attrs: nounwind
|
|
define i32 @main() #0 {
|
|
entry:
|
|
%0 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vecpreds, i32 0, i32 0), align 64
|
|
%1 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vectors, i32 0, i32 1), align 64
|
|
call void @print_vecpred(i32 64, i8* bitcast (<16 x i32>* @Q6VecPredResult to i8*))
|
|
%2 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vectors, i32 0, i32 1), align 64
|
|
%call50 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([57 x i8], [57 x i8]* @.str52, i32 0, i32 0)) #3
|
|
%3 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vectors, i32 0, i32 1), align 64
|
|
%call52 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([59 x i8], [59 x i8]* @.str54, i32 0, i32 0)) #3
|
|
%4 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vectors, i32 0, i32 1), align 64
|
|
%call300 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([65 x i8], [65 x i8]* @.str290, i32 0, i32 0)) #3
|
|
%5 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vectors, i32 0, i32 0), align 64
|
|
%6 = load <16 x i32>, <16 x i32>* getelementptr inbounds ([15 x <16 x i32>], [15 x <16 x i32>]* @vectors, i32 0, i32 1), align 64
|
|
%call1373 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([20 x i8], [20 x i8]* @.str1, i32 0, i32 0), i8* getelementptr inbounds ([43 x i8], [43 x i8]* @.str2, i32 0, i32 0), i8* getelementptr inbounds ([60 x i8], [60 x i8]* @.str243, i32 0, i32 0)) #3
|
|
%7 = call <16 x i32> @llvm.hexagon.V6.lvsplatw(i32 1)
|
|
%call1381 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([20 x i8], [20 x i8]* @.str1, i32 0, i32 0), i8* getelementptr inbounds ([43 x i8], [43 x i8]* @.str2, i32 0, i32 0), i8* getelementptr inbounds ([77 x i8], [77 x i8]* @.str251, i32 0, i32 0)) #3
|
|
%8 = call <16 x i32> @llvm.hexagon.V6.lvsplatw(i32 1)
|
|
%9 = call <512 x i1> @llvm.hexagon.V6.vandvrt(<16 x i32> %8, i32 16843009)
|
|
call void @print_vector(i32 64, i8* bitcast (<16 x i32>* @VectorResult to i8*))
|
|
%10 = call <16 x i32> @llvm.hexagon.V6.lvsplatw(i32 1)
|
|
%11 = call <512 x i1> @llvm.hexagon.V6.vandvrt(<16 x i32> %10, i32 16843009)
|
|
%12 = bitcast <512 x i1> %11 to <16 x i32>
|
|
%13 = bitcast <16 x i32> %12 to <512 x i1>
|
|
%14 = call <16 x i32> @llvm.hexagon.V6.vsubhnq(<512 x i1> %13, <16 x i32> undef, <16 x i32> undef)
|
|
store <16 x i32> %14, <16 x i32>* @VectorResult, align 64
|
|
ret i32 0
|
|
}
|
|
|
|
attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
|
|
attributes #1 = { nounwind readnone }
|
|
attributes #2 = { "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
|
|
attributes #3 = { nounwind }
|