1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/CodeGen
2016-10-18 16:36:00 +00:00
..
AArch64 GlobalISel: support wider range of load/store sizes in AArch64. 2016-10-17 18:36:53 +00:00
AMDGPU [AMDGPU] Mark .note section SHF_ALLOC so lld creates a segment for it 2016-10-17 22:40:15 +00:00
ARM [ARM] Assign cost of scaling for Cortex-R52 2016-10-18 09:08:54 +00:00
AVR
BPF
Generic
Hexagon
Inputs
Lanai
Mips [mips][FastISel] Instantiate the MipsFastISel class only for targets that support FastISel. 2016-10-18 13:05:42 +00:00
MIR AMDGPU/SI: Handle s_getreg hazard in GCNHazardRecognizer 2016-10-15 00:58:14 +00:00
MSP430
NVPTX
PowerPC PowerPC: specify full triple to avoid different Darwin asm syntax. 2016-10-14 21:25:29 +00:00
SPARC
SystemZ
Thumb
Thumb2
WebAssembly
WinEH
X86 [DAGCombiner] Add splatted vector support to (udiv x, (shl pow2, y)) -> x >>u (log2(pow2)+y) 2016-10-18 16:36:00 +00:00
XCore