mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
51463c570e
This patch adds support for recognizing more patterns to match to DEXT and
CINS instructions.
It finds cases where multiple instructions could be replaced with a single
DEXT or CINS instruction.
For example, for the following:
define i64 @dext_and32(i64 zeroext %a) {
entry:
%and = and i64 %a, 4294967295
ret i64 %and
}
instead of generating:
0000000000000088 <dext_and32>:
88: 64010001 daddiu at,zero,1
8c: 0001083c dsll32 at,at,0x0
90: 6421ffff daddiu at,at,-1
94: 03e00008 jr ra
98: 00811024 and v0,a0,at
9c: 00000000 nop
the following gets generated:
0000000000000068 <dext_and32>:
68: 03e00008 jr ra
6c: 7c82f803 dext v0,a0,0x0,0x20
Cases that are covered:
DEXT:
1. and $src, mask where mask > 0xffff
2. zext $src zero extend from i32 to i64
CINS:
1. and (shl $src, pos), mask
2. shl (and $src, mask), pos
3. zext (shl $src, pos) zero extend from i32 to i64
Patch by Violeta Vukobrat.
Differential Revision: https://reviews.llvm.org/D30464
llvm-svn: 297832
106 lines
2.0 KiB
LLVM
106 lines
2.0 KiB
LLVM
; RUN: llc -march=mips64 -mcpu=mips64r2 -target-abi=n64 < %s -o - | FileCheck %s
|
|
|
|
define i64 @dext_add_zext(i32 signext %n) {
|
|
entry:
|
|
%add = add i32 %n, 1
|
|
%res = zext i32 %add to i64
|
|
ret i64 %res
|
|
|
|
; CHECK-LABEL: dext_add_zext:
|
|
; CHECK: dext $[[R0:[0-9]+]], $[[R0:[0-9]+]], 0, 32
|
|
|
|
}
|
|
|
|
define i32 @ext_and24(i32 signext %a) {
|
|
entry:
|
|
%and = and i32 %a, 16777215
|
|
ret i32 %and
|
|
|
|
; CHECK-LABEL: ext_and24:
|
|
; CHECK: ext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 24
|
|
|
|
}
|
|
|
|
define i64 @dext_and32(i64 zeroext %a) {
|
|
entry:
|
|
%and = and i64 %a, 4294967295
|
|
ret i64 %and
|
|
|
|
; CHECK-LABEL: dext_and32:
|
|
; CHECK: dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 32
|
|
|
|
}
|
|
|
|
define i64 @dext_and35(i64 zeroext %a) {
|
|
entry:
|
|
%and = and i64 %a, 34359738367
|
|
ret i64 %and
|
|
|
|
; CHECK-LABEL: dext_and35:
|
|
; CHECK: dextm $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 35
|
|
|
|
}
|
|
|
|
define i64 @dext_and20(i64 zeroext %a) {
|
|
entry:
|
|
%and = and i64 %a, 1048575
|
|
ret i64 %and
|
|
|
|
; CHECK-LABEL: dext_and20:
|
|
; CHECK: dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 20
|
|
|
|
}
|
|
|
|
define i64 @dext_and16(i64 zeroext %a) {
|
|
entry:
|
|
%and = and i64 %a, 65535
|
|
ret i64 %and
|
|
|
|
; CHECK-LABEL: dext_and16:
|
|
; CHECK: andi $[[R0:[0-9]+]], $[[R1:[0-9]+]], 65535
|
|
|
|
}
|
|
|
|
define i64 @dext_lsr_and20(i64 zeroext %a) {
|
|
entry:
|
|
%shr = lshr i64 %a, 5
|
|
%and = and i64 %shr, 1048575
|
|
ret i64 %and
|
|
|
|
; CHECK-LABEL: dext_lsr_and20:
|
|
; CHECK: dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 5, 20
|
|
|
|
}
|
|
|
|
define i64 @dext_lsr_and8(i64 zeroext %a) {
|
|
entry:
|
|
%shr = lshr i64 %a, 40
|
|
%and = and i64 %shr, 255
|
|
ret i64 %and
|
|
|
|
; CHECK-LABEL: dext_lsr_and8:
|
|
; CHECK: dextu $[[R0:[0-9]+]], $[[R1:[0-9]+]], 40, 8
|
|
|
|
}
|
|
|
|
define i64 @dext_zext(i32 signext %a) {
|
|
entry:
|
|
%conv = zext i32 %a to i64
|
|
ret i64 %conv
|
|
|
|
; CHECK-LABEL: dext_zext:
|
|
; CHECK: dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 32
|
|
|
|
}
|
|
|
|
define i64 @dext_and_lsr(i64 zeroext %n) {
|
|
entry:
|
|
%and = lshr i64 %n, 8
|
|
%shr = and i64 %and, 4095
|
|
ret i64 %shr
|
|
|
|
; CHECK-LABEL: dext_and_lsr:
|
|
; CHECK: dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 8, 12
|
|
|
|
}
|