mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
1924b30c0e
- TargetMachine implementation for M68k - ISel, ISched for M68k - Other lowering (e.g. FrameLowering) - AsmPrinter Authors: myhsu, m4yers, glaubitz Differential Revision: https://reviews.llvm.org/D88391
78 lines
2.3 KiB
C++
78 lines
2.3 KiB
C++
//===-- M68kCallingConv.h - M68k Custom CC Routines ---------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
///
|
|
/// \file
|
|
/// This file contains the custom routines for the M68k Calling Convention
|
|
/// that aren't done by tablegen.
|
|
///
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_M68K_M68KCALLINGCONV_H
|
|
#define LLVM_LIB_TARGET_M68K_M68KCALLINGCONV_H
|
|
|
|
#include "MCTargetDesc/M68kMCTargetDesc.h"
|
|
|
|
#include "llvm/CodeGen/CallingConvLower.h"
|
|
#include "llvm/IR/CallingConv.h"
|
|
#include "llvm/IR/Function.h"
|
|
|
|
namespace llvm {
|
|
|
|
/// Custom state to propagate llvm type info to register CC assigner
|
|
class M68kCCState : public CCState {
|
|
public:
|
|
const llvm::Function &F;
|
|
|
|
M68kCCState(const llvm::Function &F, CallingConv::ID CC, bool IsVarArg,
|
|
MachineFunction &MF, SmallVectorImpl<CCValAssign> &Locs,
|
|
LLVMContext &C)
|
|
: CCState(CC, IsVarArg, MF, Locs, C), F(F) {}
|
|
};
|
|
|
|
/// NOTE this function is used to select registers for formal arguments and call
|
|
/// FIXME: Handling on pointer arguments is not complete
|
|
inline bool CC_M68k_Any_AssignToReg(unsigned &ValNo, MVT &ValVT, MVT &LocVT,
|
|
CCValAssign::LocInfo &LocInfo,
|
|
ISD::ArgFlagsTy &ArgFlags, CCState &State) {
|
|
M68kCCState CCInfo = static_cast<M68kCCState &>(State);
|
|
|
|
static const MCPhysReg DataRegList[] = {M68k::D0, M68k::D1, M68k::A0,
|
|
M68k::A1};
|
|
|
|
// Address registers have %a register priority
|
|
static const MCPhysReg AddrRegList[] = {
|
|
M68k::A0,
|
|
M68k::A1,
|
|
M68k::D0,
|
|
M68k::D1,
|
|
};
|
|
|
|
auto I = CCInfo.F.arg_begin();
|
|
int No = ValNo;
|
|
while (No > 0) {
|
|
No -= I->getType()->isIntegerTy(64) ? 2 : 1;
|
|
I++;
|
|
}
|
|
|
|
bool IsPtr = I != CCInfo.F.arg_end() && I->getType()->isPointerTy();
|
|
|
|
unsigned Reg =
|
|
IsPtr ? State.AllocateReg(AddrRegList) : State.AllocateReg(DataRegList);
|
|
|
|
if (Reg) {
|
|
State.addLoc(CCValAssign::getReg(ValNo, ValVT, Reg, LocVT, LocInfo));
|
|
return true;
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
} // namespace llvm
|
|
|
|
#endif
|