mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
e2e0a9d886
The default promotion for the add_sat/sub_sat nodes currently does:
ANY_EXTEND iN to iM
SHL by M-N
[US][ADD|SUB]SAT
L/ASHR by M-N
If the promoted add_sat or sub_sat node is not legal, this can produce code
that effectively does a lot of shifting (and requiring large constants to be
materialised) just to use the overflow flag. It is simpler to just do the
saturation manually, using the higher bitwidth addition and a min/max against
the saturating bounds. That is what this patch attempts to do.
Differential Revision: https://reviews.llvm.org/D68926
llvm-svn: 375211
163 lines
4.9 KiB
LLVM
163 lines
4.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=i686 -mattr=cmov | FileCheck %s --check-prefixes=CHECK,X86
|
|
; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s --check-prefixes=CHECK,X64
|
|
|
|
declare i4 @llvm.uadd.sat.i4(i4, i4)
|
|
declare i8 @llvm.uadd.sat.i8(i8, i8)
|
|
declare i16 @llvm.uadd.sat.i16(i16, i16)
|
|
declare i32 @llvm.uadd.sat.i32(i32, i32)
|
|
declare i64 @llvm.uadd.sat.i64(i64, i64)
|
|
declare <4 x i32> @llvm.uadd.sat.v4i32(<4 x i32>, <4 x i32>)
|
|
|
|
define i32 @func(i32 %x, i32 %y) nounwind {
|
|
; X86-LABEL: func:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
; X86-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
|
; X86-NEXT: movl $-1, %eax
|
|
; X86-NEXT: cmovael %ecx, %eax
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: func:
|
|
; X64: # %bb.0:
|
|
; X64-NEXT: addl %esi, %edi
|
|
; X64-NEXT: movl $-1, %eax
|
|
; X64-NEXT: cmovael %edi, %eax
|
|
; X64-NEXT: retq
|
|
%tmp = call i32 @llvm.uadd.sat.i32(i32 %x, i32 %y)
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i64 @func2(i64 %x, i64 %y) nounwind {
|
|
; X86-LABEL: func2:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
; X86-NEXT: addl {{[0-9]+}}(%esp), %eax
|
|
; X86-NEXT: adcl {{[0-9]+}}(%esp), %edx
|
|
; X86-NEXT: movl $-1, %ecx
|
|
; X86-NEXT: cmovbl %ecx, %edx
|
|
; X86-NEXT: cmovbl %ecx, %eax
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: func2:
|
|
; X64: # %bb.0:
|
|
; X64-NEXT: addq %rsi, %rdi
|
|
; X64-NEXT: movq $-1, %rax
|
|
; X64-NEXT: cmovaeq %rdi, %rax
|
|
; X64-NEXT: retq
|
|
%tmp = call i64 @llvm.uadd.sat.i64(i64 %x, i64 %y)
|
|
ret i64 %tmp
|
|
}
|
|
|
|
define zeroext i16 @func16(i16 zeroext %x, i16 zeroext %y) nounwind {
|
|
; X86-LABEL: func16:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %ecx
|
|
; X86-NEXT: addw {{[0-9]+}}(%esp), %cx
|
|
; X86-NEXT: movl $65535, %eax # imm = 0xFFFF
|
|
; X86-NEXT: cmovael %ecx, %eax
|
|
; X86-NEXT: # kill: def $ax killed $ax killed $eax
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: func16:
|
|
; X64: # %bb.0:
|
|
; X64-NEXT: addw %si, %di
|
|
; X64-NEXT: movl $65535, %eax # imm = 0xFFFF
|
|
; X64-NEXT: cmovael %edi, %eax
|
|
; X64-NEXT: # kill: def $ax killed $ax killed $eax
|
|
; X64-NEXT: retq
|
|
%tmp = call i16 @llvm.uadd.sat.i16(i16 %x, i16 %y)
|
|
ret i16 %tmp
|
|
}
|
|
|
|
define zeroext i8 @func8(i8 zeroext %x, i8 zeroext %y) nounwind {
|
|
; X86-LABEL: func8:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
; X86-NEXT: addb {{[0-9]+}}(%esp), %al
|
|
; X86-NEXT: movzbl %al, %ecx
|
|
; X86-NEXT: movl $255, %eax
|
|
; X86-NEXT: cmovael %ecx, %eax
|
|
; X86-NEXT: # kill: def $al killed $al killed $eax
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: func8:
|
|
; X64: # %bb.0:
|
|
; X64-NEXT: addb %sil, %dil
|
|
; X64-NEXT: movzbl %dil, %ecx
|
|
; X64-NEXT: movl $255, %eax
|
|
; X64-NEXT: cmovael %ecx, %eax
|
|
; X64-NEXT: # kill: def $al killed $al killed $eax
|
|
; X64-NEXT: retq
|
|
%tmp = call i8 @llvm.uadd.sat.i8(i8 %x, i8 %y)
|
|
ret i8 %tmp
|
|
}
|
|
|
|
define zeroext i4 @func3(i4 zeroext %x, i4 zeroext %y) nounwind {
|
|
; X86-LABEL: func3:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: movb {{[0-9]+}}(%esp), %al
|
|
; X86-NEXT: addb {{[0-9]+}}(%esp), %al
|
|
; X86-NEXT: movzbl %al, %ecx
|
|
; X86-NEXT: cmpb $15, %al
|
|
; X86-NEXT: movl $15, %eax
|
|
; X86-NEXT: cmovbl %ecx, %eax
|
|
; X86-NEXT: movzbl %al, %eax
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: func3:
|
|
; X64: # %bb.0:
|
|
; X64-NEXT: addb %sil, %dil
|
|
; X64-NEXT: movzbl %dil, %eax
|
|
; X64-NEXT: cmpb $15, %al
|
|
; X64-NEXT: movl $15, %ecx
|
|
; X64-NEXT: cmovbl %eax, %ecx
|
|
; X64-NEXT: movzbl %cl, %eax
|
|
; X64-NEXT: retq
|
|
%tmp = call i4 @llvm.uadd.sat.i4(i4 %x, i4 %y)
|
|
ret i4 %tmp
|
|
}
|
|
|
|
define <4 x i32> @vec(<4 x i32> %x, <4 x i32> %y) nounwind {
|
|
; X86-LABEL: vec:
|
|
; X86: # %bb.0:
|
|
; X86-NEXT: pushl %ebx
|
|
; X86-NEXT: pushl %edi
|
|
; X86-NEXT: pushl %esi
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %edx
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %esi
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %edi
|
|
; X86-NEXT: addl {{[0-9]+}}(%esp), %edi
|
|
; X86-NEXT: movl $-1, %ebx
|
|
; X86-NEXT: cmovbl %ebx, %edi
|
|
; X86-NEXT: addl {{[0-9]+}}(%esp), %esi
|
|
; X86-NEXT: cmovbl %ebx, %esi
|
|
; X86-NEXT: addl {{[0-9]+}}(%esp), %edx
|
|
; X86-NEXT: cmovbl %ebx, %edx
|
|
; X86-NEXT: addl {{[0-9]+}}(%esp), %ecx
|
|
; X86-NEXT: cmovbl %ebx, %ecx
|
|
; X86-NEXT: movl %ecx, 12(%eax)
|
|
; X86-NEXT: movl %edx, 8(%eax)
|
|
; X86-NEXT: movl %esi, 4(%eax)
|
|
; X86-NEXT: movl %edi, (%eax)
|
|
; X86-NEXT: popl %esi
|
|
; X86-NEXT: popl %edi
|
|
; X86-NEXT: popl %ebx
|
|
; X86-NEXT: retl $4
|
|
;
|
|
; X64-LABEL: vec:
|
|
; X64: # %bb.0:
|
|
; X64-NEXT: movdqa {{.*#+}} xmm2 = [2147483648,2147483648,2147483648,2147483648]
|
|
; X64-NEXT: paddd %xmm0, %xmm1
|
|
; X64-NEXT: pxor %xmm2, %xmm0
|
|
; X64-NEXT: pxor %xmm1, %xmm2
|
|
; X64-NEXT: pcmpgtd %xmm2, %xmm0
|
|
; X64-NEXT: por %xmm1, %xmm0
|
|
; X64-NEXT: retq
|
|
%tmp = call <4 x i32> @llvm.uadd.sat.v4i32(<4 x i32> %x, <4 x i32> %y)
|
|
ret <4 x i32> %tmp
|
|
}
|