1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00
llvm-mirror/test/MC
Zlatko Buljan b4097ad285 [mips][microMIPS] Add CodeGen support for DIV, MOD, DIVU, MODU, DDIV, DMOD, DDIVU and DMODU instructions
Differential Revision: http://reviews.llvm.org/D17137

This patch was reverted after the revertion of dependant patch http://reviews.llvm.org/D17068.
There was the problem with test-suite failure.
The problem is hopefully solved with dependant patch so this patch is commited again.

llvm-svn: 266179
2016-04-13 08:02:26 +00:00
..
AArch64 MCParser: diagnose missing directional labels more clearly. 2016-04-11 19:50:46 +00:00
AMDGPU [AMDGPU] AsmParser: disable DPP for unsupported instructions. New dpp tests. Fix v_nop_dpp. 2016-04-06 13:29:59 +00:00
ARM MCParser: diagnose missing directional labels more clearly. 2016-04-11 19:50:46 +00:00
AsmParser [MCParser] Accept uppercase radix variants 0X and 0B 2016-03-18 18:22:07 +00:00
COFF [codeview] Dump def range lengths in hex 2016-02-11 23:40:14 +00:00
Disassembler [mips][microMIPS] Add CodeGen support for DIV, MOD, DIVU, MODU, DDIV, DMOD, DDIVU and DMODU instructions 2016-04-13 08:02:26 +00:00
ELF MCParser: diagnose missing directional labels more clearly. 2016-04-11 19:50:46 +00:00
Hexagon Revert r265817 2016-04-08 18:15:37 +00:00
Lanai [lanai] isBrImm should accept any non-constant immediate. 2016-03-31 17:58:55 +00:00
MachO MCParser: diagnose missing directional labels more clearly. 2016-04-11 19:50:46 +00:00
Markup
Mips [mips][microMIPS] Add CodeGen support for DIV, MOD, DIVU, MODU, DDIV, DMOD, DDIVU and DMODU instructions 2016-04-13 08:02:26 +00:00
PowerPC [Power9] Implement add-pc, multiply-add, modulo, extend-sign-shift, random number, set bool, and dfp test significance 2016-04-06 01:47:02 +00:00
Sparc Sparc: silently ignore .proc assembler directive 2016-03-28 14:00:11 +00:00
SystemZ [SystemZ] Add SVC instruction 2016-04-11 14:35:39 +00:00
X86 [X86] Restrict max long nop length for Lakemont. 2016-04-11 10:07:36 +00:00