mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
07a484e6f6
llvm-svn: 7636
45 lines
1.6 KiB
C++
45 lines
1.6 KiB
C++
//===- X86.td - Target definition file for the Intel X86 arch ---*- C++ -*-===//
|
|
//
|
|
// This is a target description file for the Intel i386 architecture, refered to
|
|
// here as the "X86" architecture.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Get the target-independent interfaces which we are implementing...
|
|
//
|
|
include "../Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Register File Description
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "X86RegisterInfo.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction Descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "X86InstrInfo.td"
|
|
|
|
def X86InstrInfo : InstrInfo {
|
|
let PHIInst = PHI;
|
|
|
|
// Define how we want to layout our TargetSpecific information field... This
|
|
// should be kept up-to-date with the fields in the X86InstrInfo.h file.
|
|
let TSFlagsFields = ["FormBits" , "hasOpSizePrefix" , "Prefix", "TypeBits",
|
|
"FPFormBits", "printImplicitUses", "Opcode"];
|
|
let TSFlagsShifts = [ 0, 5, 6, 10,
|
|
13, 16, 17];
|
|
}
|
|
|
|
def X86 : Target {
|
|
// Specify the callee saved registers.
|
|
let CalleeSavedRegisters = [ESI, EDI, EBX, EBP];
|
|
|
|
// Yes, pointers are 32-bits in size.
|
|
let PointerType = i32;
|
|
|
|
// Information about the instructions...
|
|
let InstructionSet = X86InstrInfo;
|
|
}
|