1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 13:02:52 +02:00
llvm-mirror/test/CodeGen/ARM/Windows
Eric Christopher 5f59caf580 Remove the default ARMSubtarget from the ARM TargetMachine.
This enables us to ensure better LTO and code generation in the face of module linking.
Remove a report_fatal_error from the TargetMachine and replace it with an assert in ARMSubtarget - and remove the test that depended on the error. The assertion will still fire in the case that we were reporting before, but error reporting needs to be in front end tools if possible for options parsing.

llvm-svn: 306939
2017-07-01 03:41:53 +00:00
..
aapcs.ll
alloca.ll
builtin_longjmp.ll
chkstk-movw-movt-isel.ll [ARM] Make -mcpu=generic schedule for an in-order core (Cortex-A8). 2017-06-28 07:07:03 +00:00
chkstk.ll
dbzchk.ll CodeGen: further loosen -O0 CG for WoA division 2016-10-31 22:12:37 +00:00
division-range.ll CodeGen: further loosen -O0 CG for WoA division 2016-10-31 22:12:37 +00:00
division.ll CodeGen: further loosen -O0 CG for WoA division 2016-10-31 22:12:37 +00:00
dllexport.ll
dllimport.ll
frame-register.ll
global-minsize.ll
hard-float.ll
if-cvt-bundle.ll
libcalls.ll
long-calls.ll Correct PrivateLinkage for COFF 2016-10-13 00:55:24 +00:00
mangling.ll
memset.ll
mov32t-bundling.ll
movw-movt-relocations.ll
no-aeabi.ll
no-eabi.ll
no-ehabi.ll
no-frame-register.ll
pic.ll
powi.ll ARM: lower fpowi appropriately for Windows ARM 2016-11-06 19:46:54 +00:00
read-only-data.ll
stack-probe-non-default.ll
structors.ll
tls.ll [ARM] Make -mcpu=generic schedule for an in-order core (Cortex-A8). 2017-06-28 07:07:03 +00:00
trivial-gnu-object.ll
vla.ll
wineh-basic.ll [GlobalMerge] Handle non-landingpad EH pads 2016-10-19 19:56:22 +00:00