mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
a3d65c2594
Summary: NFC. Adding MC regressions tests to cover all the SSE ISA sets as follows: SSE, SSE2, SSE3, SSE4, SSE42, SSEMXCSR, SSE_PREFETCH, SSSE3 This patch is part of a larger task to cover MC encoding of all X86 ISA Sets. See revision: https://reviews.llvm.org/D39952 Patch by Gadi Haber and Wang Tianqing Reviewers: RKSimon, zvi, craig.topper, AndreiGrischenko, gadi.haber, LuoYuanke Reviewed By: craig.topper Subscribers: jfb, llvm-commits Differential Revision: https://reviews.llvm.org/D40387 llvm-svn: 352955
78 lines
2.3 KiB
ArmAsm
78 lines
2.3 KiB
ArmAsm
// RUN: llvm-mc -triple x86_64-unknown-unknown --show-encoding %s | FileCheck %s
|
|
|
|
// CHECK: extrq $0, $0, %xmm8
|
|
// CHECK: encoding: [0x66,0x41,0x0f,0x78,0xc0,0x00,0x00]
|
|
extrq $0, $0, %xmm8
|
|
|
|
// CHECK: extrq %xmm8, %xmm8
|
|
// CHECK: encoding: [0x66,0x45,0x0f,0x79,0xc0]
|
|
extrq %xmm8, %xmm8
|
|
|
|
// CHECK: insertq $0, $0, %xmm14, %xmm14
|
|
// CHECK: encoding: [0xf2,0x45,0x0f,0x78,0xf6,0x00,0x00]
|
|
insertq $0, $0, %xmm14, %xmm14
|
|
|
|
// CHECK: insertq %xmm14, %xmm14
|
|
// CHECK: encoding: [0xf2,0x45,0x0f,0x79,0xf6]
|
|
insertq %xmm14, %xmm14
|
|
|
|
// CHECK: movntsd %xmm6, 485498096
|
|
// CHECK: encoding: [0xf2,0x0f,0x2b,0x34,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
movntsd %xmm6, 485498096
|
|
|
|
// CHECK: movntsd %xmm14, 485498096
|
|
// CHECK: encoding: [0xf2,0x44,0x0f,0x2b,0x34,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
movntsd %xmm14, 485498096
|
|
|
|
// CHECK: movntsd %xmm14, 64(%rdx)
|
|
// CHECK: encoding: [0xf2,0x44,0x0f,0x2b,0x72,0x40]
|
|
movntsd %xmm14, 64(%rdx)
|
|
|
|
// CHECK: movntsd %xmm14, 64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0xf2,0x44,0x0f,0x2b,0x74,0x82,0x40]
|
|
movntsd %xmm14, 64(%rdx,%rax,4)
|
|
|
|
// CHECK: movntsd %xmm14, -64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0xf2,0x44,0x0f,0x2b,0x74,0x82,0xc0]
|
|
movntsd %xmm14, -64(%rdx,%rax,4)
|
|
|
|
// CHECK: movntsd %xmm14, 64(%rdx,%rax)
|
|
// CHECK: encoding: [0xf2,0x44,0x0f,0x2b,0x74,0x02,0x40]
|
|
movntsd %xmm14, 64(%rdx,%rax)
|
|
|
|
// CHECK: movntsd %xmm14, (%rdx)
|
|
// CHECK: encoding: [0xf2,0x44,0x0f,0x2b,0x32]
|
|
movntsd %xmm14, (%rdx)
|
|
|
|
// CHECK: movntss %xmm6, 485498096
|
|
// CHECK: encoding: [0xf3,0x0f,0x2b,0x34,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
movntss %xmm6, 485498096
|
|
|
|
// CHECK: movntss %xmm14, 485498096
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x34,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
movntss %xmm14, 485498096
|
|
|
|
// CHECK: movntss %xmm14, 485498096
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x34,0x25,0xf0,0x1c,0xf0,0x1c]
|
|
movntss %xmm14, 485498096
|
|
|
|
// CHECK: movntss %xmm14, 64(%rdx)
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x72,0x40]
|
|
movntss %xmm14, 64(%rdx)
|
|
|
|
// CHECK: movntss %xmm14, 64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x74,0x82,0x40]
|
|
movntss %xmm14, 64(%rdx,%rax,4)
|
|
|
|
// CHECK: movntss %xmm14, -64(%rdx,%rax,4)
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x74,0x82,0xc0]
|
|
movntss %xmm14, -64(%rdx,%rax,4)
|
|
|
|
// CHECK: movntss %xmm14, 64(%rdx,%rax)
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x74,0x02,0x40]
|
|
movntss %xmm14, 64(%rdx,%rax)
|
|
|
|
// CHECK: movntss %xmm14, (%rdx)
|
|
// CHECK: encoding: [0xf3,0x44,0x0f,0x2b,0x32]
|
|
movntss %xmm14, (%rdx)
|