mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 20:43:44 +02:00
5ce8493e79
Enable multiple COPY hints to eliminate more COPYs during register allocation. Note that this is something all targets should do, see https://reviews.llvm.org/D38128. Review: Stanislav Mekhanoshin, Tom Stellard. llvm-svn: 325425
42 lines
1.2 KiB
C++
42 lines
1.2 KiB
C++
//===-- AMDGPURegisterInfo.h - AMDGPURegisterInfo Interface -*- C++ -*-----===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief TargetRegisterInfo interface that is implemented by all hw codegen
|
|
/// targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERINFO_H
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "AMDGPUGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class AMDGPUSubtarget;
|
|
class TargetInstrInfo;
|
|
|
|
struct AMDGPURegisterInfo : public AMDGPUGenRegisterInfo {
|
|
AMDGPURegisterInfo();
|
|
|
|
bool enableMultipleCopyHints() const override { return true; }
|
|
|
|
/// \returns the sub reg enum value for the given \p Channel
|
|
/// (e.g. getSubRegFromChannel(0) -> AMDGPU::sub0)
|
|
unsigned getSubRegFromChannel(unsigned Channel) const;
|
|
|
|
void reserveRegisterTuples(BitVector &, unsigned Reg) const;
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif
|