1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
llvm-mirror/lib/Target/X86/X86TargetMachine.cpp
Misha Brukman a301022017 Enable the register allocator pass.
llvm-svn: 4829
2002-11-22 22:45:07 +00:00

52 lines
1.6 KiB
C++

//===-- X86TargetMachine.cpp - Define TargetMachine for the X86 -----------===//
//
// This file defines the X86 specific subclass of TargetMachine.
//
//===----------------------------------------------------------------------===//
#include "X86TargetMachine.h"
#include "llvm/Target/TargetMachineImpls.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/PassManager.h"
#include "X86.h"
#include <iostream>
// allocateX86TargetMachine - Allocate and return a subclass of TargetMachine
// that implements the X86 backend.
//
TargetMachine *allocateX86TargetMachine() { return new X86TargetMachine(); }
/// X86TargetMachine ctor - Create an ILP32 architecture model
///
X86TargetMachine::X86TargetMachine() : TargetMachine("X86", 1, 4, 4, 4) {
}
/// addPassesToJITCompile - Add passes to the specified pass manager to
/// implement a fast dynamic compiler for this target. Return true if this is
/// not supported for this target.
///
bool X86TargetMachine::addPassesToJITCompile(PassManager &PM) {
PM.add(createSimpleX86InstructionSelector(*this));
// TODO: optional optimizations go here
// Print the instruction selected machine code...
PM.add(createMachineFunctionPrinterPass());
// Perform register allocation to convert to a concrete x86 representation
PM.add(createSimpleX86RegisterAllocator(*this));
// Print the instruction selected machine code...
// PM.add(createMachineFunctionPrinterPass());
// Print the register-allocated code
PM.add(createX86CodePrinterPass(*this, std::cerr));
//PM.add(createEmitX86CodeToMemory(*this));
return false; // success!
}