1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/TableGen/Common
Matt Arsenault 2348cd927a TableGen/GlobalISel: Partially handle immAllOnesV/immAllZerosV
These should really match either G_BUILD_VECTOR or
G_BUILD_VECTOR_TRUNC, but there doesn't seem to be an existing
mechanism for matching alternative opcodes. There is GIM_SwitchOpcode,
but it seems to assume it's oly only used for matcher optimization.

I could also omit any opcode check and rely on the matcher directly
checking the opcode, but the table optimizer currently assumes there
has to be an opcode check.

Also doesn't try to handle undef elements like the DAG version.
2020-08-14 13:55:30 -04:00
..
GlobalISelEmitterCommon.td TableGen/GlobalISel: Partially handle immAllOnesV/immAllZerosV 2020-08-14 13:55:30 -04:00
reg-with-subregs-common.td [TBLGEN] Emit register pressure set enum 2020-02-18 10:09:05 -08:00