RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 20:12:56 +02:00
Code Issues Projects Releases Wiki Activity
b7a95bc5e9
llvm-mirror/test/MC/RISCV
History
Alex Bradbury 2567a1faf7 [RISCV] Add common fixups and relocations 
%lo(), %hi(), and %pcrel_hi() are supported and test cases have been added to 
ensure the appropriate fixups and relocations are generated. I've added an 
instruction format field which is used in RISCVMCCodeEmitter to, for 
instance, tell whether it should emit a lo12_i fixup or a lo12_s fixup 
(RISC-V has two 12-bit immediate encodings depending on the instruction 
type).

Differential Revision: https://reviews.llvm.org/D23568

llvm-svn: 314389
2017-09-28 08:26:24 +00:00
..
fixups-diagnostics.s [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
fixups.s [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
hilo-constaddr.s [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
lit.local.cfg
relocations.s [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
rv32i-invalid.s [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00
rv32i-valid.s [RISCV] Add common fixups and relocations 2017-09-28 08:26:24 +00:00