1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
llvm-mirror/docs/AMDGPU/gfx8_dst_buf_d16_96.rst
Dmitry Preobrazhensky ce9abb7e3a [AMDGPU][MC][DOC] Updated AMD GPU assembler description
Stage 2: added detailed description of operands

See bug 36572: https://bugs.llvm.org/show_bug.cgi?id=36572

llvm-svn: 349368
2018-12-17 17:38:11 +00:00

22 lines
713 B
ReStructuredText

..
**************************************************
* *
* Automatically generated file, do not edit! *
* *
**************************************************
.. _amdgpu_synid8_dst_buf_d16_96:
vdst
===========================
Instruction output: data read from a memory buffer and converted to a 16-bit format.
*Size:* depends on GFX8 GPU revision and :ref:`tfe<amdgpu_synid_tfe>`:
* 3 dwords for GFX8.0. This H/W supports no packing.
* 2 dwords for GFX8.1+. This H/W supports data packing.
* :ref:`tfe<amdgpu_synid_tfe>` adds one dword if specified.
*Operands:* :ref:`v<amdgpu_synid_v>`