mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 07:52:55 +01:00
1380494168
* Model FPSW (the FPU status word) as a register. * Add ISel patterns for the FUCOM*, FNSTSW and SAHF instructions. * During Legalize/Lowering, build a node sequence to transfer the comparison result from FPSW into EFLAGS. If you're wondering about the right-shift: That's an implicit sub-register extraction (%ax -> %ah) which is handled later on by the instruction selector. Fixes PR6679. Patch by Christoph Erhardt! llvm-svn: 155704
15 lines
367 B
LLVM
15 lines
367 B
LLVM
; RUN: llc < %s -march=x86 -mcpu=i386 | FileCheck %s
|
|
; PR6679
|
|
|
|
define float @foo(float* %col.2.0) {
|
|
; CHECK: fucomp
|
|
; CHECK-NOT: fucompi
|
|
; CHECK: j
|
|
; CHECK-NOT: fcmov
|
|
%tmp = load float* %col.2.0
|
|
%tmp16 = fcmp olt float %tmp, 0.000000e+00
|
|
%tmp20 = fsub float -0.000000e+00, %tmp
|
|
%iftmp.2.0 = select i1 %tmp16, float %tmp20, float %tmp
|
|
ret float %iftmp.2.0
|
|
}
|