1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/CodeGen/Mips/cconv/reserved-space.ll
Simon Dardis 9fd70b27da [mips] Enable tail calls by default
Enable tail calls by default for (micro)MIPS(64).

microMIPS is slightly more tricky than doing it for MIPS(R6) or microMIPSR6.
microMIPS has two instruction encodings: 16bit and 32bit along with some
restrictions on the size of the instruction that can fill the delay slot.
For safe tail calls for microMIPS, the delay slot filler attempts to find
a correct size instruction for the delay slot of TAILCALL pseudos.

Reviewers: dsanders, vkalintris

Subscribers: jfb, dsanders, sdardis, llvm-commits

Differential Revision: https://reviews.llvm.org/D21138

llvm-svn: 277708
2016-08-04 09:17:07 +00:00

40 lines
1.6 KiB
LLVM

; RUN: llc -march=mips < %s | FileCheck --check-prefixes=ALL,O32 %s
; RUN: llc -march=mipsel < %s | FileCheck --check-prefixes=ALL,O32 %s
; RUN-TODO: llc -march=mips64 -target-abi o32 < %s | FileCheck --check-prefixes=ALL,O32 %s
; RUN-TODO: llc -march=mips64el -target-abi o32 < %s | FileCheck --check-prefixes=ALL,O32 %s
; RUN: llc -march=mips64 -target-abi n32 < %s | FileCheck --check-prefixes=ALL,N32 %s
; RUN: llc -march=mips64el -target-abi n32 < %s | FileCheck --check-prefixes=ALL,N32 %s
; RUN: llc -march=mips64 -target-abi n64 < %s | FileCheck --check-prefixes=ALL,N64 %s
; RUN: llc -march=mips64el -target-abi n64 < %s | FileCheck --check-prefixes=ALL,N64 %s
; Test that O32 correctly reserved space for the four arguments, even when
; there aren't any as per section 5 of MD00305 (MIPS ABIs Described).
declare void @foo() nounwind;
define void @reserved_space() nounwind {
entry:
call void @foo()
ret void
}
; ALL-LABEL: reserved_space:
; O32: addiu $sp, $sp, -24
; O32: sw $ra, 20($sp)
; O32: lw $ra, 20($sp)
; O32: addiu $sp, $sp, 24
; Despite pointers being 32-bit wide on N32, the return pointer is saved as a
; 64-bit pointer. I've yet to find a documentation reference for this quirk but
; this behaviour matches GCC so I have considered it to be correct.
; N32: addiu $sp, $sp, -16
; N32: sd $ra, 8($sp)
; N32: ld $ra, 8($sp)
; N32: addiu $sp, $sp, 16
; N64: daddiu $sp, $sp, -16
; N64: sd $ra, 8($sp)
; N64: ld $ra, 8($sp)
; N64: daddiu $sp, $sp, 16