mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 20:43:44 +02:00
7b7d569297
Summary: A lot of the pseudo instructions are required because LLVM assumes that all integers of the same size as the pointer size are legal. This means that it will not currently expand 16-bit instructions to their 8-bit variants because it thinks 16-bit types are legal for the operations. This also adds all of the CodeGen tests that required the pass to run. Reviewers: arsenm, kparzysz Subscribers: wdng, mgorny, modocache, llvm-commits Differential Revision: https://reviews.llvm.org/D26577 llvm-svn: 287162
34 lines
675 B
LLVM
34 lines
675 B
LLVM
; RUN: llc < %s -march=avr | FileCheck %s
|
|
|
|
define avr_intrcc void @interrupt_handler() {
|
|
; CHECK-LABEL: interrupt_handler:
|
|
; CHECK: sei
|
|
; CHECK-NEXT: push r0
|
|
; CHECK-NEXT: push r1
|
|
; CHECK-NEXT: in r0, 63
|
|
; CHECK-NEXT: push r0
|
|
; CHECK: eor r0, r0
|
|
; CHECK: pop r0
|
|
; CHECK-NEXT: out 63, r0
|
|
; CHECK-NEXT: pop r1
|
|
; CHECK-NEXT: pop r0
|
|
; CHECK-NEXT: reti
|
|
ret void
|
|
}
|
|
|
|
define avr_signalcc void @signal_handler() {
|
|
; CHECK-LABEL: signal_handler:
|
|
; CHECK-NOT: sei
|
|
; CHECK: push r0
|
|
; CHECK-NEXT: push r1
|
|
; CHECK-NEXT: in r0, 63
|
|
; CHECK-NEXT: push r0
|
|
; CHECK: eor r0, r0
|
|
; CHECK: pop r0
|
|
; CHECK-NEXT: out 63, r0
|
|
; CHECK-NEXT: pop r1
|
|
; CHECK-NEXT: pop r0
|
|
; CHECK-NEXT: reti
|
|
ret void
|
|
}
|