RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
Code Issues Projects Releases Wiki Activity
bb7326c8ea
llvm-mirror/test/MC
History
Fangrui Song bb7326c8ea [AArch64][X86] Allow 64-bit label differences lower to IMAGE_REL_*_REL32 
`IMAGE_REL_ARM64_REL64/IMAGE_REL_AMD64_REL64` do not exist and `.quad a - .` is
currently not representable.

For instrumentation, `.quad a - .` is useful representing a cross-section
reference in a metadata section, to allow ELF medium/large code models. The COFF
limitation makes such generic instrumentations inconvenient. I plan to make a
PGO/coverage metadata section field relative in D104556.

Differential Revision: https://reviews.llvm.org/D104564
2021-06-21 14:32:25 -07:00
..
AArch64 [AArch64][X86] Allow 64-bit label differences lower to IMAGE_REL_*_REL32 2021-06-21 14:32:25 -07:00
AMDGPU Reland "[AMDGPU] Add gfx1013 target" 2021-06-08 21:15:35 -04:00
ARM Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
AsmParser [MC] Add MCAsmParser::parseComma to improve diagnostics 2021-05-04 14:13:19 -07:00
AVR
BPF
COFF [AArch64][X86] Allow 64-bit label differences lower to IMAGE_REL_*_REL32 2021-06-21 14:32:25 -07:00
CSKY
Disassembler [PowerPC] Export 16 byte load-store instructions 2021-06-15 01:56:10 +00:00
ELF Implement DW_CFA_LLVM_* for Heterogeneous Debugging 2021-06-14 08:51:50 +05:30
Hexagon Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
Lanai
M68k [M68k][test][NFC] Scrubing some tests 2021-05-05 17:48:28 -07:00
MachO Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
Mips [MC] Remove unneeded "in '.xxx' directive" from diagnostics 2021-05-04 13:30:29 -07:00
MSP430
PowerPC [PowerPC] Export 16 byte load-store instructions 2021-06-15 01:56:10 +00:00
RISCV RISCV: simplify a test case for RISCV (NFCI) 2021-06-18 08:19:16 -07:00
Sparc [SPARC] recognize the "rd %pc, reg" special form 2021-05-23 22:52:59 +02:00
SystemZ
VE
WebAssembly [WebAssembly] Rename event to tag 2021-06-17 20:34:19 -07:00
X86 [X86] Check using default in test added in 0bd5bbb31e0345ae. 2021-06-17 13:19:43 +01:00