mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 16:33:37 +01:00
957748e7ac
physical register numbers. This makes the hack used in LiveInterval official, and lets LiveInterval be oblivious of stack slots. The isPhysicalRegister() and isVirtualRegister() predicates don't know about this, so when a variable may contain a stack slot, isStackSlot() should always be tested first. llvm-svn: 123128
98 lines
3.3 KiB
C++
98 lines
3.3 KiB
C++
//===-- LiveStackAnalysis.h - Live Stack Slot Analysis ----------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the live stack slot analysis pass. It is analogous to
|
|
// live interval analysis except it's analyzing liveness of stack slots rather
|
|
// than registers.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_CODEGEN_LIVESTACK_ANALYSIS_H
|
|
#define LLVM_CODEGEN_LIVESTACK_ANALYSIS_H
|
|
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
#include "llvm/CodeGen/LiveInterval.h"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
#include "llvm/Support/Allocator.h"
|
|
#include <map>
|
|
|
|
namespace llvm {
|
|
|
|
class LiveStacks : public MachineFunctionPass {
|
|
/// Special pool allocator for VNInfo's (LiveInterval val#).
|
|
///
|
|
VNInfo::Allocator VNInfoAllocator;
|
|
|
|
/// S2IMap - Stack slot indices to live interval mapping.
|
|
///
|
|
typedef std::map<int, LiveInterval> SS2IntervalMap;
|
|
SS2IntervalMap S2IMap;
|
|
|
|
/// S2RCMap - Stack slot indices to register class mapping.
|
|
std::map<int, const TargetRegisterClass*> S2RCMap;
|
|
|
|
public:
|
|
static char ID; // Pass identification, replacement for typeid
|
|
LiveStacks() : MachineFunctionPass(ID) {
|
|
initializeLiveStacksPass(*PassRegistry::getPassRegistry());
|
|
}
|
|
|
|
typedef SS2IntervalMap::iterator iterator;
|
|
typedef SS2IntervalMap::const_iterator const_iterator;
|
|
const_iterator begin() const { return S2IMap.begin(); }
|
|
const_iterator end() const { return S2IMap.end(); }
|
|
iterator begin() { return S2IMap.begin(); }
|
|
iterator end() { return S2IMap.end(); }
|
|
|
|
unsigned getNumIntervals() const { return (unsigned)S2IMap.size(); }
|
|
|
|
LiveInterval &getOrCreateInterval(int Slot, const TargetRegisterClass *RC);
|
|
|
|
LiveInterval &getInterval(int Slot) {
|
|
assert(Slot >= 0 && "Spill slot indice must be >= 0");
|
|
SS2IntervalMap::iterator I = S2IMap.find(Slot);
|
|
assert(I != S2IMap.end() && "Interval does not exist for stack slot");
|
|
return I->second;
|
|
}
|
|
|
|
const LiveInterval &getInterval(int Slot) const {
|
|
assert(Slot >= 0 && "Spill slot indice must be >= 0");
|
|
SS2IntervalMap::const_iterator I = S2IMap.find(Slot);
|
|
assert(I != S2IMap.end() && "Interval does not exist for stack slot");
|
|
return I->second;
|
|
}
|
|
|
|
bool hasInterval(int Slot) const {
|
|
return S2IMap.count(Slot);
|
|
}
|
|
|
|
const TargetRegisterClass *getIntervalRegClass(int Slot) const {
|
|
assert(Slot >= 0 && "Spill slot indice must be >= 0");
|
|
std::map<int, const TargetRegisterClass*>::const_iterator
|
|
I = S2RCMap.find(Slot);
|
|
assert(I != S2RCMap.end() &&
|
|
"Register class info does not exist for stack slot");
|
|
return I->second;
|
|
}
|
|
|
|
VNInfo::Allocator& getVNInfoAllocator() { return VNInfoAllocator; }
|
|
|
|
virtual void getAnalysisUsage(AnalysisUsage &AU) const;
|
|
virtual void releaseMemory();
|
|
|
|
/// runOnMachineFunction - pass entry point
|
|
virtual bool runOnMachineFunction(MachineFunction&);
|
|
|
|
/// print - Implement the dump method.
|
|
virtual void print(raw_ostream &O, const Module* = 0) const;
|
|
};
|
|
}
|
|
|
|
#endif /* LLVM_CODEGEN_LIVESTACK_ANALYSIS_H */
|