1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/PowerPC/shift-cmp.ll
Hal Finkel 7d3268d25e [PowerPC] Add a pattern for a runtime bit check
Following a suggestion by Sanjay, we should lower:

  %shl = shl i32 1, %y
  %and = and i32 %x, %shl
  %cmp = icmp eq i32 %and, %shl
  ret i1 %cmp

into:

  subfic r4, r4, 32
  rlwnm r3, r3, r4, 31, 31

Add this pattern and some associated patterns for the 64-bit case and the
not-equal case. Fixes PR27356.

llvm-svn: 280454
2016-09-02 02:34:44 +00:00

55 lines
1.3 KiB
LLVM

; RUN: llc < %s | FileCheck %s
target datalayout = "e-m:e-i64:64-n32:64"
target triple = "powerpc64le-unknown-linux-gnu"
define i1 @and_cmp_variable_power_of_two(i32 %x, i32 %y) {
%shl = shl i32 1, %y
%and = and i32 %x, %shl
%cmp = icmp eq i32 %and, %shl
ret i1 %cmp
; CHECK-LABEL: @and_cmp_variable_power_of_two
; CHECK: subfic 4, 4, 32
; CHECK: rlwnm 3, 3, 4, 31, 31
; CHECK: blr
}
define i1 @and_cmp_variable_power_of_two_64(i64 %x, i64 %y) {
%shl = shl i64 1, %y
%and = and i64 %x, %shl
%cmp = icmp eq i64 %and, %shl
ret i1 %cmp
; CHECK-LABEL: @and_cmp_variable_power_of_two_64
; CHECK: subfic 4, 4, 64
; CHECK: rldcl 3, 3, 4, 63
; CHECK: blr
}
define i1 @and_ncmp_variable_power_of_two(i32 %x, i32 %y) {
%shl = shl i32 1, %y
%and = and i32 %x, %shl
%cmp = icmp ne i32 %and, %shl
ret i1 %cmp
; CHECK-LABEL: @and_ncmp_variable_power_of_two
; CHECK-DAG: subfic 4, 4, 32
; CHECK-DAG: nor [[REG:[0-9]+]], 3, 3
; CHECK: rlwnm 3, [[REG]], 4, 31, 31
; CHECK: blr
}
define i1 @and_ncmp_variable_power_of_two_64(i64 %x, i64 %y) {
%shl = shl i64 1, %y
%and = and i64 %x, %shl
%cmp = icmp ne i64 %and, %shl
ret i1 %cmp
; CHECK-LABEL: @and_ncmp_variable_power_of_two_64
; CHECK-DAG: subfic 4, 4, 64
; CHECK-DAG: not [[REG:[0-9]+]], 3
; CHECK: rldcl 3, [[REG]], 4, 63
; CHECK: blr
}