1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/utils/TableGen
Guillaume Chatelet 58e1dd33cd [Alignment][NFC] Transitionning more getMachineMemOperand call sites
Summary:
This is patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790

Reviewers: courbet

Subscribers: arsenm, dylanmckay, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, jrtc27, atanasyan, Jim, kerbowa, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D77121
2020-03-31 08:36:18 +00:00
..
GlobalISel Avoid including FileSystem.h from MemoryBuffer.h 2020-02-29 12:30:23 -08:00
AsmMatcherEmitter.cpp [MC] Move deprecation infos from MCTargetDesc to MCInstrInfo 2020-03-29 21:20:40 +02:00
AsmWriterEmitter.cpp [MCInstPrinter] Add parameter Address to printCustomAliasOperand. NFC 2020-03-27 00:38:20 -07:00
AsmWriterInst.cpp [MCInstPrinter] Pass Address parameter to MCOI::OPERAND_PCREL typed operands. NFC 2020-03-26 08:21:15 -07:00
AsmWriterInst.h [MCInstPrinter] Pass Address parameter to MCOI::OPERAND_PCREL typed operands. NFC 2020-03-26 08:21:15 -07:00
Attributes.cpp [NFC] Refactor TableGen for attributes 2020-02-02 15:12:20 +01:00
CallingConvEmitter.cpp
CMakeLists.txt
CodeEmitterGen.cpp
CodeGenDAGPatterns.cpp [Alignment][NFC] Transitionning more getMachineMemOperand call sites 2020-03-31 08:36:18 +00:00
CodeGenDAGPatterns.h
CodeGenHwModes.cpp
CodeGenHwModes.h Explicitly include <cassert> when using assert 2020-03-02 22:45:28 +01:00
CodeGenInstruction.cpp
CodeGenInstruction.h Explicitly include <cassert> when using assert 2020-03-02 22:45:28 +01:00
CodeGenIntrinsics.h [VP,Integer,#1] Vector-predicated integer intrinsics 2020-03-19 10:51:47 +01:00
CodeGenMapTable.cpp
CodeGenRegisters.cpp [TableGen][GlobalISel] Rework RegisterBankEmitter for easier const correctness. 2020-03-18 19:52:23 +00:00
CodeGenRegisters.h [TableGen][GlobalISel] Rework RegisterBankEmitter for easier const correctness. 2020-03-18 19:52:23 +00:00
CodeGenSchedule.cpp Suppress a few -Wunreachable-code warnings. 2020-03-25 13:55:42 -04:00
CodeGenSchedule.h
CodeGenTarget.cpp [VP,Integer,#1] Vector-predicated integer intrinsics 2020-03-19 10:51:47 +01:00
CodeGenTarget.h
CTagsEmitter.cpp
DAGISelEmitter.cpp
DAGISelMatcher.cpp
DAGISelMatcher.h
DAGISelMatcherEmitter.cpp [TBLGEN] Fix subreg value overflow in DAGISelMatcher 2020-02-12 13:29:57 -08:00
DAGISelMatcherGen.cpp [TBLGEN] Fix subreg value overflow in DAGISelMatcher 2020-02-12 13:29:57 -08:00
DAGISelMatcherOpt.cpp
DFAEmitter.cpp Fix DfaEmitter::visitDfaState() crash in MSVC x86 debug builds (PR44945) 2020-02-25 15:18:41 +01:00
DFAEmitter.h Fix DfaEmitter::visitDfaState() crash in MSVC x86 debug builds (PR44945) 2020-02-25 15:18:41 +01:00
DFAPacketizerEmitter.cpp Move DFA tables into the read-only data segmant. 2020-02-18 14:36:56 +01:00
DisassemblerEmitter.cpp
ExegesisEmitter.cpp
FastISelEmitter.cpp
FixedLenDecoderEmitter.cpp [TableGen] Support combining AssemblerPredicates with ORs 2020-03-13 17:13:51 +00:00
GICombinerEmitter.cpp
GlobalISelEmitter.cpp Revert "Remove redundant "std::move"s in return statements" 2020-02-10 07:07:40 -08:00
InfoByHwMode.cpp
InfoByHwMode.h
InstrDocsEmitter.cpp
InstrInfoEmitter.cpp [MC] Move deprecation infos from MCTargetDesc to MCInstrInfo 2020-03-29 21:20:40 +02:00
IntrinsicEmitter.cpp [VP,Integer,#1] Vector-predicated integer intrinsics 2020-03-19 10:51:47 +01:00
LLVMBuild.txt
OptEmitter.cpp
OptEmitter.h
OptParserEmitter.cpp
OptRSTEmitter.cpp Avoid including FileSystem.h from MemoryBuffer.h 2020-02-29 12:30:23 -08:00
PredicateExpander.cpp
PredicateExpander.h
PseudoLoweringEmitter.cpp
RegisterBankEmitter.cpp Revert "[TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes" 2020-03-20 11:02:50 +01:00
RegisterInfoEmitter.cpp [TBLGEN] Emit register pressure set enum 2020-02-18 10:09:05 -08:00
RISCVCompressInstEmitter.cpp [RISCV] Support negative constants in CompressInstEmitter 2020-03-26 15:23:38 +00:00
SDNodeProperties.cpp
SDNodeProperties.h
SearchableTableEmitter.cpp [TableGen] Diagnose undefined fields when generating searchable tables 2020-02-19 14:03:48 +00:00
SequenceToOffsetTable.h
SubtargetEmitter.cpp [MC] Widen the functional unit type from 32 to 64 bits. 2020-02-24 09:37:00 +01:00
SubtargetFeatureInfo.cpp [TableGen] Support combining AssemblerPredicates with ORs 2020-03-13 17:13:51 +00:00
SubtargetFeatureInfo.h
TableGen.cpp
TableGenBackends.h
tdtags
Types.cpp
Types.h
WebAssemblyDisassemblerEmitter.cpp
WebAssemblyDisassemblerEmitter.h
X86DisassemblerShared.h
X86DisassemblerTables.cpp
X86DisassemblerTables.h
X86EVEX2VEXTablesEmitter.cpp
X86FoldTablesEmitter.cpp
X86ModRMFilters.cpp
X86ModRMFilters.h
X86RecognizableInstr.cpp [X86] Add a new format type for instructions that represent named prefix bytes like data16 and rep. Use it to make a simpler version of isPrefix. 2020-02-21 12:34:59 -08:00
X86RecognizableInstr.h [X86] Add a new format type for instructions that represent named prefix bytes like data16 and rep. Use it to make a simpler version of isPrefix. 2020-02-21 12:34:59 -08:00