1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
llvm-mirror/test/MC/Sparc
Daniel Cederman 02244eb251 [Sparc] allow tls_add/tls_call syntax in assembler parser
Summary: Removing unneeded isCodeGenOnly from tls-specific
instructions - TLS_ADD/TLS_LD/TLS_LDX/TLS_CALL.

Author: fedor.sergeev

Reviewers: jyknight, fedor.sergeev

Reviewed By: jyknight

Subscribers: dcederman, brad, llvm-commits

Differential Revision: https://reviews.llvm.org/D36463

llvm-svn: 341308
2018-09-03 10:38:12 +00:00
..
leon-instructions.s
lit.local.cfg
sparc64-alu-instructions.s
sparc64-ctrl-instructions.s
sparc-alu-instructions.s
sparc-asm-errors.s
sparc-assembly-exprs.s
sparc-atomic-instructions.s
sparc-coproc.s
sparc-ctrl-instructions.s
sparc-directive-xword.s
sparc-directives.s
sparc-fp-instructions.s
sparc-little-endian.s
sparc-mem-instructions.s
sparc-nop-data.s
sparc-pic.s [Sparc] Add support for 13-bit PIC 2018-06-11 05:50:08 +00:00
sparc-relocations.s [Sparc] Avoid writing outside array in applyFixup 2018-08-27 11:43:59 +00:00
sparc-special-registers.s
sparc-synthetic-instructions.s
sparc-tls-relocations.s [Sparc] allow tls_add/tls_call syntax in assembler parser 2018-09-03 10:38:12 +00:00
sparc-traps.s
sparc-v9-traps.s
sparc-vis.s
sparcv8-instructions.s
sparcv9-atomic-instructions.s
sparcv9-instructions.s