1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/CodeGen/AArch64/arm64-stacksave.ll
Tim Northover 1bb14916f2 AArch64: support arm64_32, an ILP32 slice for watchOS.
This is the main CodeGen patch to support the arm64_32 watchOS ABI in LLVM.
FastISel is mostly disabled for now since it would generate incorrect code for
ILP32.

llvm-svn: 371722
2019-09-12 10:22:23 +00:00

21 lines
867 B
LLVM

; RUN: llc -mtriple=arm64-apple-macosx10.8.0 < %s -verify-coalescing
; RUN: llc -mtriple=arm64_32-apple-ios9.0 < %s -verify-coalescing
; <rdar://problem/11522048>
; Verify that we can handle spilling the stack pointer without attempting
; spilling it directly.
; CHECK: f
; CHECK: mov [[X0:x[0-9]+]], sp
; CHECK: str [[X0]]
; CHECK: inlineasm
define void @f() nounwind ssp {
entry:
%savedstack = call i8* @llvm.stacksave() nounwind
call void asm sideeffect "; inlineasm", "~{x0},~{x1},~{x2},~{x3},~{x4},~{x5},~{x6},~{x7},~{x8},~{x9},~{x10},~{x11},~{x12},~{x13},~{x14},~{x15},~{x16},~{x17},~{x18},~{x19},~{x20},~{x21},~{x22},~{x23},~{x24},~{x25},~{x26},~{x27},~{x28},~{fp},~{lr},~{sp},~{memory}"() nounwind
call void @llvm.stackrestore(i8* %savedstack) nounwind
ret void
}
declare i8* @llvm.stacksave() nounwind
declare void @llvm.stackrestore(i8*) nounwind