mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
fa551c490c
Lower vector rotate operations as long as the legalization occurs outside of LegalizeVectorOps. This fixes https://bugs.llvm.org/show_bug.cgi?id=47320 Patch By: @rsanthir.quic (Ryan Santhirarajan) Differential Revision: https://reviews.llvm.org/D89497
23 lines
862 B
LLVM
23 lines
862 B
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=aarch64-linux-android | FileCheck %s
|
|
|
|
declare <2 x i16> @llvm.fshl.v2i16(<2 x i16>, <2 x i16>, <2 x i16>)
|
|
|
|
define <2 x i16> @rotlv2_16(<2 x i16> %vec2_16, <2 x i16> %shift) {
|
|
; CHECK-LABEL: rotlv2_16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: neg v3.2s, v1.2s
|
|
; CHECK-NEXT: movi v4.2s, #15
|
|
; CHECK-NEXT: movi d2, #0x00ffff0000ffff
|
|
; CHECK-NEXT: and v3.8b, v3.8b, v4.8b
|
|
; CHECK-NEXT: and v2.8b, v0.8b, v2.8b
|
|
; CHECK-NEXT: and v1.8b, v1.8b, v4.8b
|
|
; CHECK-NEXT: neg v3.2s, v3.2s
|
|
; CHECK-NEXT: ushl v2.2s, v2.2s, v3.2s
|
|
; CHECK-NEXT: ushl v0.2s, v0.2s, v1.2s
|
|
; CHECK-NEXT: orr v0.8b, v0.8b, v2.8b
|
|
; CHECK-NEXT: ret
|
|
%1 = call <2 x i16> @llvm.fshl.v2i16(<2 x i16> %vec2_16, <2 x i16> %vec2_16, <2 x i16> %shift)
|
|
ret <2 x i16> %1
|
|
}
|