mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
40cc4c1392
llvm-svn: 7352
65 lines
2.2 KiB
C++
65 lines
2.2 KiB
C++
//===-- X86.h - Top-level interface for X86 representation ------*- C++ -*-===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the x86
|
|
// target library, as used by the LLVM JIT.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TARGET_X86_H
|
|
#define TARGET_X86_H
|
|
|
|
#include <iosfwd>
|
|
class TargetMachine;
|
|
class Pass;
|
|
|
|
/// createX86SimpleInstructionSelector - This pass converts an LLVM function
|
|
/// into a machine code representation is a very simple peep-hole fashion. The
|
|
/// generated code sucks but the implementation is nice and simple.
|
|
///
|
|
Pass *createX86SimpleInstructionSelector(TargetMachine &TM);
|
|
|
|
/// createX86PeepholeOptimizer - Create a pass to perform X86 specific peephole
|
|
/// optimizations.
|
|
///
|
|
Pass *createX86PeepholeOptimizerPass();
|
|
|
|
/// createX86FloatingPointStackifierPass - This function returns a pass which
|
|
/// converts floating point register references and pseudo instructions into
|
|
/// floating point stack references and physical instructions.
|
|
///
|
|
Pass *createX86FloatingPointStackifierPass();
|
|
|
|
/// createX86CodePrinterPass - Returns a pass that prints the X86
|
|
/// assembly code for a MachineFunction to the given output stream,
|
|
/// using the given target machine description. This should work
|
|
/// regardless of whether the function is in SSA form.
|
|
///
|
|
Pass *createX86CodePrinterPass(std::ostream &o, TargetMachine &tm);
|
|
|
|
/// X86EmitCodeToMemory - This function converts a register allocated function
|
|
/// into raw machine code in a dynamically allocated chunk of memory. A pointer
|
|
/// to the start of the function is returned.
|
|
///
|
|
Pass *createEmitX86CodeToMemory();
|
|
|
|
/// X86 namespace - This namespace contains all of the register and opcode enums
|
|
/// used by the X86 backend.
|
|
///
|
|
namespace X86 {
|
|
// Defines a large number of symbolic names for X86 registers. This defines a
|
|
// mapping from register name to register number.
|
|
//
|
|
enum Register {
|
|
#define R(ENUM, NAME, FLAGS, TSFLAGS, ALIAS_SET) ENUM,
|
|
#include "X86RegisterInfo.def"
|
|
};
|
|
|
|
// This defines a large number of symbolic names for X86 instruction opcodes.
|
|
enum Opcode {
|
|
#define I(ENUM, NAME, BASEOPCODE, FLAGS, TSFLAGS, IMPDEFS, IMPUSES) ENUM,
|
|
#include "X86InstrInfo.def"
|
|
};
|
|
}
|
|
|
|
#endif
|