mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
294 lines
11 KiB
C++
294 lines
11 KiB
C++
//===-- LowerSubregs.cpp - Subregister Lowering instruction pass ----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines a MachineFunction pass which runs after register
|
|
// allocation that turns subreg insert/extract instructions into register
|
|
// copies, as needed. This ensures correct codegen even if the coalescer
|
|
// isn't able to remove all subreg instructions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#define DEBUG_TYPE "lowersubregs"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/Function.h"
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Support/Debug.h"
|
|
#include "llvm/Support/Compiler.h"
|
|
using namespace llvm;
|
|
|
|
namespace {
|
|
struct VISIBILITY_HIDDEN LowerSubregsInstructionPass
|
|
: public MachineFunctionPass {
|
|
static char ID; // Pass identification, replacement for typeid
|
|
LowerSubregsInstructionPass() : MachineFunctionPass(&ID) {}
|
|
|
|
const char *getPassName() const {
|
|
return "Subregister lowering instruction pass";
|
|
}
|
|
|
|
virtual void getAnalysisUsage(AnalysisUsage &AU) const {
|
|
AU.addPreservedID(MachineLoopInfoID);
|
|
AU.addPreservedID(MachineDominatorsID);
|
|
MachineFunctionPass::getAnalysisUsage(AU);
|
|
}
|
|
|
|
/// runOnMachineFunction - pass entry point
|
|
bool runOnMachineFunction(MachineFunction&);
|
|
|
|
bool LowerExtract(MachineInstr *MI);
|
|
bool LowerInsert(MachineInstr *MI);
|
|
bool LowerSubregToReg(MachineInstr *MI);
|
|
|
|
void TransferDeadFlag(MachineInstr *MI, unsigned DstReg,
|
|
const TargetRegisterInfo &TRI);
|
|
void TransferKillFlag(MachineInstr *MI, unsigned SrcReg,
|
|
const TargetRegisterInfo &TRI);
|
|
};
|
|
|
|
char LowerSubregsInstructionPass::ID = 0;
|
|
}
|
|
|
|
FunctionPass *llvm::createLowerSubregsPass() {
|
|
return new LowerSubregsInstructionPass();
|
|
}
|
|
|
|
/// TransferDeadFlag - MI is a pseudo-instruction with DstReg dead,
|
|
/// and the lowered replacement instructions immediately precede it.
|
|
/// Mark the replacement instructions with the dead flag.
|
|
void
|
|
LowerSubregsInstructionPass::TransferDeadFlag(MachineInstr *MI,
|
|
unsigned DstReg,
|
|
const TargetRegisterInfo &TRI) {
|
|
for (MachineBasicBlock::iterator MII =
|
|
prior(MachineBasicBlock::iterator(MI)); ; --MII) {
|
|
if (MII->addRegisterDead(DstReg, &TRI))
|
|
break;
|
|
assert(MII != MI->getParent()->begin() &&
|
|
"copyRegToReg output doesn't reference destination register!");
|
|
}
|
|
}
|
|
|
|
/// TransferKillFlag - MI is a pseudo-instruction with SrcReg killed,
|
|
/// and the lowered replacement instructions immediately precede it.
|
|
/// Mark the replacement instructions with the kill flag.
|
|
void
|
|
LowerSubregsInstructionPass::TransferKillFlag(MachineInstr *MI,
|
|
unsigned SrcReg,
|
|
const TargetRegisterInfo &TRI) {
|
|
for (MachineBasicBlock::iterator MII =
|
|
prior(MachineBasicBlock::iterator(MI)); ; --MII) {
|
|
if (MII->addRegisterKilled(SrcReg, &TRI))
|
|
break;
|
|
assert(MII != MI->getParent()->begin() &&
|
|
"copyRegToReg output doesn't reference source register!");
|
|
}
|
|
}
|
|
|
|
bool LowerSubregsInstructionPass::LowerExtract(MachineInstr *MI) {
|
|
MachineBasicBlock *MBB = MI->getParent();
|
|
MachineFunction &MF = *MBB->getParent();
|
|
const TargetRegisterInfo &TRI = *MF.getTarget().getRegisterInfo();
|
|
const TargetInstrInfo &TII = *MF.getTarget().getInstrInfo();
|
|
|
|
assert(MI->getOperand(0).isReg() && MI->getOperand(0).isDef() &&
|
|
MI->getOperand(1).isReg() && MI->getOperand(1).isUse() &&
|
|
MI->getOperand(2).isImm() && "Malformed extract_subreg");
|
|
|
|
unsigned DstReg = MI->getOperand(0).getReg();
|
|
unsigned SuperReg = MI->getOperand(1).getReg();
|
|
unsigned SubIdx = MI->getOperand(2).getImm();
|
|
unsigned SrcReg = TRI.getSubReg(SuperReg, SubIdx);
|
|
|
|
assert(TargetRegisterInfo::isPhysicalRegister(SuperReg) &&
|
|
"Extract supperg source must be a physical register");
|
|
assert(TargetRegisterInfo::isPhysicalRegister(DstReg) &&
|
|
"Extract destination must be in a physical register");
|
|
|
|
DOUT << "subreg: CONVERTING: " << *MI;
|
|
|
|
if (SrcReg == DstReg) {
|
|
// No need to insert an identify copy instruction.
|
|
DOUT << "subreg: eliminated!";
|
|
// Find the kill of the destination register's live range, and insert
|
|
// a kill of the source register at that point.
|
|
if (MI->getOperand(1).isKill() && !MI->getOperand(0).isDead())
|
|
for (MachineBasicBlock::iterator MII =
|
|
next(MachineBasicBlock::iterator(MI));
|
|
MII != MBB->end(); ++MII)
|
|
if (MII->killsRegister(DstReg, &TRI)) {
|
|
MII->addRegisterKilled(SuperReg, &TRI, /*AddIfNotFound=*/true);
|
|
break;
|
|
}
|
|
} else {
|
|
// Insert copy
|
|
const TargetRegisterClass *TRCS = TRI.getPhysicalRegisterRegClass(DstReg);
|
|
const TargetRegisterClass *TRCD = TRI.getPhysicalRegisterRegClass(SrcReg);
|
|
bool Emitted = TII.copyRegToReg(*MBB, MI, DstReg, SrcReg, TRCD, TRCS);
|
|
(void)Emitted;
|
|
assert(Emitted && "Subreg and Dst must be of compatible register class");
|
|
// Transfer the kill/dead flags, if needed.
|
|
if (MI->getOperand(0).isDead())
|
|
TransferDeadFlag(MI, DstReg, TRI);
|
|
if (MI->getOperand(1).isKill())
|
|
TransferKillFlag(MI, SrcReg, TRI);
|
|
|
|
#ifndef NDEBUG
|
|
MachineBasicBlock::iterator dMI = MI;
|
|
DOUT << "subreg: " << *(--dMI);
|
|
#endif
|
|
}
|
|
|
|
DOUT << "\n";
|
|
MBB->erase(MI);
|
|
return true;
|
|
}
|
|
|
|
bool LowerSubregsInstructionPass::LowerSubregToReg(MachineInstr *MI) {
|
|
MachineBasicBlock *MBB = MI->getParent();
|
|
MachineFunction &MF = *MBB->getParent();
|
|
const TargetRegisterInfo &TRI = *MF.getTarget().getRegisterInfo();
|
|
const TargetInstrInfo &TII = *MF.getTarget().getInstrInfo();
|
|
assert((MI->getOperand(0).isReg() && MI->getOperand(0).isDef()) &&
|
|
MI->getOperand(1).isImm() &&
|
|
(MI->getOperand(2).isReg() && MI->getOperand(2).isUse()) &&
|
|
MI->getOperand(3).isImm() && "Invalid subreg_to_reg");
|
|
|
|
unsigned DstReg = MI->getOperand(0).getReg();
|
|
unsigned InsReg = MI->getOperand(2).getReg();
|
|
unsigned InsSIdx = MI->getOperand(2).getSubReg();
|
|
unsigned SubIdx = MI->getOperand(3).getImm();
|
|
|
|
assert(SubIdx != 0 && "Invalid index for insert_subreg");
|
|
unsigned DstSubReg = TRI.getSubReg(DstReg, SubIdx);
|
|
|
|
assert(TargetRegisterInfo::isPhysicalRegister(DstReg) &&
|
|
"Insert destination must be in a physical register");
|
|
assert(TargetRegisterInfo::isPhysicalRegister(InsReg) &&
|
|
"Inserted value must be in a physical register");
|
|
|
|
DOUT << "subreg: CONVERTING: " << *MI;
|
|
|
|
if (DstSubReg == InsReg && InsSIdx == 0) {
|
|
// No need to insert an identify copy instruction.
|
|
// Watch out for case like this:
|
|
// %RAX<def> = ...
|
|
// %RAX<def> = SUBREG_TO_REG 0, %EAX:3<kill>, 3
|
|
// The first def is defining RAX, not EAX so the top bits were not
|
|
// zero extended.
|
|
DOUT << "subreg: eliminated!";
|
|
} else {
|
|
// Insert sub-register copy
|
|
const TargetRegisterClass *TRC0= TRI.getPhysicalRegisterRegClass(DstSubReg);
|
|
const TargetRegisterClass *TRC1= TRI.getPhysicalRegisterRegClass(InsReg);
|
|
TII.copyRegToReg(*MBB, MI, DstSubReg, InsReg, TRC0, TRC1);
|
|
// Transfer the kill/dead flags, if needed.
|
|
if (MI->getOperand(0).isDead())
|
|
TransferDeadFlag(MI, DstSubReg, TRI);
|
|
if (MI->getOperand(2).isKill())
|
|
TransferKillFlag(MI, InsReg, TRI);
|
|
|
|
#ifndef NDEBUG
|
|
MachineBasicBlock::iterator dMI = MI;
|
|
DOUT << "subreg: " << *(--dMI);
|
|
#endif
|
|
}
|
|
|
|
DOUT << "\n";
|
|
MBB->erase(MI);
|
|
return true;
|
|
}
|
|
|
|
bool LowerSubregsInstructionPass::LowerInsert(MachineInstr *MI) {
|
|
MachineBasicBlock *MBB = MI->getParent();
|
|
MachineFunction &MF = *MBB->getParent();
|
|
const TargetRegisterInfo &TRI = *MF.getTarget().getRegisterInfo();
|
|
const TargetInstrInfo &TII = *MF.getTarget().getInstrInfo();
|
|
assert((MI->getOperand(0).isReg() && MI->getOperand(0).isDef()) &&
|
|
(MI->getOperand(1).isReg() && MI->getOperand(1).isUse()) &&
|
|
(MI->getOperand(2).isReg() && MI->getOperand(2).isUse()) &&
|
|
MI->getOperand(3).isImm() && "Invalid insert_subreg");
|
|
|
|
unsigned DstReg = MI->getOperand(0).getReg();
|
|
#ifndef NDEBUG
|
|
unsigned SrcReg = MI->getOperand(1).getReg();
|
|
#endif
|
|
unsigned InsReg = MI->getOperand(2).getReg();
|
|
unsigned SubIdx = MI->getOperand(3).getImm();
|
|
|
|
assert(DstReg == SrcReg && "insert_subreg not a two-address instruction?");
|
|
assert(SubIdx != 0 && "Invalid index for insert_subreg");
|
|
unsigned DstSubReg = TRI.getSubReg(DstReg, SubIdx);
|
|
|
|
assert(TargetRegisterInfo::isPhysicalRegister(SrcReg) &&
|
|
"Insert superreg source must be in a physical register");
|
|
assert(TargetRegisterInfo::isPhysicalRegister(InsReg) &&
|
|
"Inserted value must be in a physical register");
|
|
|
|
DOUT << "subreg: CONVERTING: " << *MI;
|
|
|
|
if (DstSubReg == InsReg) {
|
|
// No need to insert an identify copy instruction.
|
|
DOUT << "subreg: eliminated!";
|
|
} else {
|
|
// Insert sub-register copy
|
|
const TargetRegisterClass *TRC0= TRI.getPhysicalRegisterRegClass(DstSubReg);
|
|
const TargetRegisterClass *TRC1= TRI.getPhysicalRegisterRegClass(InsReg);
|
|
TII.copyRegToReg(*MBB, MI, DstSubReg, InsReg, TRC0, TRC1);
|
|
// Transfer the kill/dead flags, if needed.
|
|
if (MI->getOperand(0).isDead())
|
|
TransferDeadFlag(MI, DstSubReg, TRI);
|
|
if (MI->getOperand(1).isKill())
|
|
TransferKillFlag(MI, InsReg, TRI);
|
|
|
|
#ifndef NDEBUG
|
|
MachineBasicBlock::iterator dMI = MI;
|
|
DOUT << "subreg: " << *(--dMI);
|
|
#endif
|
|
}
|
|
|
|
DOUT << "\n";
|
|
MBB->erase(MI);
|
|
return true;
|
|
}
|
|
|
|
/// runOnMachineFunction - Reduce subregister inserts and extracts to register
|
|
/// copies.
|
|
///
|
|
bool LowerSubregsInstructionPass::runOnMachineFunction(MachineFunction &MF) {
|
|
DOUT << "Machine Function\n";
|
|
|
|
bool MadeChange = false;
|
|
|
|
DOUT << "********** LOWERING SUBREG INSTRS **********\n";
|
|
DOUT << "********** Function: " << MF.getFunction()->getName() << '\n';
|
|
|
|
for (MachineFunction::iterator mbbi = MF.begin(), mbbe = MF.end();
|
|
mbbi != mbbe; ++mbbi) {
|
|
for (MachineBasicBlock::iterator mi = mbbi->begin(), me = mbbi->end();
|
|
mi != me;) {
|
|
MachineInstr *MI = mi++;
|
|
|
|
if (MI->getOpcode() == TargetInstrInfo::EXTRACT_SUBREG) {
|
|
MadeChange |= LowerExtract(MI);
|
|
} else if (MI->getOpcode() == TargetInstrInfo::INSERT_SUBREG) {
|
|
MadeChange |= LowerInsert(MI);
|
|
} else if (MI->getOpcode() == TargetInstrInfo::SUBREG_TO_REG) {
|
|
MadeChange |= LowerSubregToReg(MI);
|
|
}
|
|
}
|
|
}
|
|
|
|
return MadeChange;
|
|
}
|