Nicolai Haehnle b7ef706144 AMDGPU/GFX10: implement ds_ordered_count changes ... Summary: ds_ordered_count can now simultaneously operate on up to 4 dwords in a single instruction, which are taken from (and returned to) lanes 0..3 of a single VGPR. Change-Id: I19b6e7b0732b617c10a779a7f9c0303eec7dd276 Reviewers: mareko, arsenm, rampitec Subscribers: kzhuravl, jvesely, wdng, yaxunl, dstuttard, tpr, t-tye, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D63716 llvm-svn: 364815		2019-07-01 17:17:52 +00:00
..
Analysis
Assembler
Bindings
Bitcode
BugPoint
CodeGen	AMDGPU/GFX10: implement ds_ordered_count changes	2019-07-01 17:17:52 +00:00
DebugInfo	[DebugInfo] Avoid adding too much indirection to pointer-valued variables	2019-07-01 09:38:23 +00:00
Demangle
Examples
ExecutionEngine
Feature
FileCheck
Instrumentation
Integer
JitListener
Linker
LTO
MachineVerifier
MC	[WebAssembly] Assembler: support .int16/32/64 directives.	2019-06-28 22:20:33 +00:00
Object
ObjectYAML
Other
SafepointIRVerifier
Support
SymbolRewriter
TableGen
ThinLTO/X86
tools	Partial revert of "[llvm-ar] Document response file support in --help"	2019-06-29 01:53:26 +00:00
Transforms	[InstCombine] (Y + ~X) + 1 --> Y - X fold (PR42459)	2019-07-01 15:55:24 +00:00
Unit
Verifier
YAMLParser
.clang-format
CMakeLists.txt
lit.cfg.py
lit.site.cfg.py.in
TestRunner.sh