mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
bbf5be9d55
This adds infrastructure to print and parse MIR MachineOperand comments. The motivation for the ARM backend is to print condition code names instead of magic constants that are difficult to read (for human beings). For example, instead of this: dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14, $noreg t2Bcc %bb.4, 0, killed $cpsr we now print this: dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14 /* CC::always */, $noreg t2Bcc %bb.4, 0 /* CC:eq */, killed $cpsr This shows that MachineOperand comments are enclosed between /* and */. In this example, the EOR instruction is not conditionally executed (i.e. it is "always executed"), which is encoded by the 14 immediate machine operand. Thus, now this machine operand has /* CC::always */ as a comment. The 0 on the next conditional branch instruction represents the equal condition code, thus now this operand has /* CC:eq */ as a comment. As it is a comment, the MI lexer/parser completely ignores it. The benefit is that this keeps the change in the lexer extremely minimal and no target specific parsing needs to be done. The changes on the MIPrinter side are also minimal, as there is only one target hooks that is used to create the machine operand comments. Differential Revision: https://reviews.llvm.org/D74306
148 lines
3.9 KiB
YAML
148 lines
3.9 KiB
YAML
# RUN: llc -O0 -mtriple arm-- -mattr=+v6 -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,ARM
|
|
# RUN: llc -O0 -mtriple thumb-- -mattr=+v6t2 -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK,THUMB
|
|
--- |
|
|
define void @test_shifts_to_revsh() { ret void }
|
|
define void @test_shifts_to_revsh_commutative() { ret void }
|
|
define void @test_shifts_no_revsh_constants() { ret void }
|
|
...
|
|
---
|
|
name: test_shifts_to_revsh
|
|
# CHECK-LABEL: name: test_shifts_to_revsh
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: gprb }
|
|
- { id: 2, class: gprb }
|
|
- { id: 3, class: gprb }
|
|
- { id: 4, class: gprb }
|
|
- { id: 5, class: gprb }
|
|
- { id: 6, class: gprb }
|
|
- { id: 7, class: gprb }
|
|
- { id: 8, class: gprb }
|
|
- { id: 9, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
; ARM: [[VREGX:%[0-9]+]]:gpr = COPY $r0
|
|
; THUMB: [[VREGX:%[0-9]+]]:rgpr = COPY $r0
|
|
|
|
%1(s32) = G_CONSTANT i32 24
|
|
%2(s32) = G_SHL %0(s32), %1(s32)
|
|
|
|
%3(s32) = G_CONSTANT i32 16
|
|
%4(s32) = G_ASHR %2(s32), %3(s32)
|
|
|
|
%5(s32) = G_CONSTANT i32 8
|
|
%6(s32) = G_LSHR %0(s32), %5(s32)
|
|
|
|
%7(s32) = G_CONSTANT i32 255
|
|
%8(s32) = G_AND %6(s32), %7(s32)
|
|
|
|
%9(s32) = G_OR %4(s32), %8(s32)
|
|
; ARM: [[VREGR:%[0-9]+]]:gpr = REVSH [[VREGX]]
|
|
; THUMB: [[VREGR:%[0-9]+]]:rgpr = t2REVSH [[VREGX]]
|
|
|
|
$r0 = COPY %9(s32)
|
|
; CHECK: $r0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0
|
|
...
|
|
---
|
|
name: test_shifts_to_revsh_commutative
|
|
# CHECK-LABEL: name: test_shifts_to_revsh_commutative
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: gprb }
|
|
- { id: 2, class: gprb }
|
|
- { id: 3, class: gprb }
|
|
- { id: 4, class: gprb }
|
|
- { id: 5, class: gprb }
|
|
- { id: 6, class: gprb }
|
|
- { id: 7, class: gprb }
|
|
- { id: 8, class: gprb }
|
|
- { id: 9, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
; ARM: [[VREGX:%[0-9]+]]:gpr = COPY $r0
|
|
; THUMB: [[VREGX:%[0-9]+]]:rgpr = COPY $r0
|
|
|
|
%1(s32) = G_CONSTANT i32 24
|
|
%2(s32) = G_SHL %0(s32), %1(s32)
|
|
|
|
%3(s32) = G_CONSTANT i32 16
|
|
%4(s32) = G_ASHR %2(s32), %3(s32)
|
|
|
|
%5(s32) = G_CONSTANT i32 8
|
|
%6(s32) = G_LSHR %0(s32), %5(s32)
|
|
|
|
%7(s32) = G_CONSTANT i32 255
|
|
%8(s32) = G_AND %6(s32), %7(s32)
|
|
|
|
%9(s32) = G_OR %8(s32), %4(s32)
|
|
; ARM: [[VREGR:%[0-9]+]]:gpr = REVSH [[VREGX]]
|
|
; THUMB: [[VREGR:%[0-9]+]]:rgpr = t2REVSH [[VREGX]]
|
|
|
|
$r0 = COPY %9(s32)
|
|
; CHECK: $r0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0
|
|
...
|
|
---
|
|
name: test_shifts_no_revsh_constants
|
|
# CHECK-LABEL: name: test_shifts_no_revsh_constants
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: gprb }
|
|
- { id: 2, class: gprb }
|
|
- { id: 3, class: gprb }
|
|
- { id: 4, class: gprb }
|
|
- { id: 5, class: gprb }
|
|
- { id: 6, class: gprb }
|
|
- { id: 7, class: gprb }
|
|
- { id: 8, class: gprb }
|
|
- { id: 9, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
|
|
%1(s32) = G_CONSTANT i32 16 ; REVSH needs 24 here
|
|
%2(s32) = G_SHL %0(s32), %1(s32)
|
|
|
|
%3(s32) = G_CONSTANT i32 24 ; REVSH needs 16 here
|
|
%4(s32) = G_ASHR %2(s32), %3(s32)
|
|
|
|
%5(s32) = G_CONSTANT i32 8
|
|
%6(s32) = G_LSHR %0(s32), %5(s32)
|
|
|
|
%7(s32) = G_CONSTANT i32 255
|
|
%8(s32) = G_AND %6(s32), %7(s32)
|
|
|
|
%9(s32) = G_OR %4(s32), %8(s32)
|
|
; We don't really care how this is folded as long as it's not into a REVSH.
|
|
; CHECK-NOT: REVSH
|
|
|
|
$r0 = COPY %9(s32)
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
...
|