1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-25 22:12:57 +02:00
llvm-mirror/test/CodeGen
2015-09-09 20:54:31 +00:00
..
AArch64 Fix the testcase in r246790 2015-09-04 01:39:24 +00:00
AMDGPU AMDGPU/SI: Fold operands through REG_SEQUENCE instructions 2015-09-09 15:43:26 +00:00
ARM [SelectionDAG] Swap commutative binops before constant-based folding 2015-09-06 05:42:13 +00:00
BPF
CPP Fix CPP Backend for GEP API changes for opaque pointer types 2015-09-08 18:42:29 +00:00
Generic Distribute the weight on the edge from switch to default statement to edges generated in lowering switch. 2015-09-01 01:42:16 +00:00
Hexagon DI: Require subprogram definitions to be distinct 2015-08-28 20:26:49 +00:00
Inputs DI: Require subprogram definitions to be distinct 2015-08-28 20:26:49 +00:00
Mips Fix vector splitting for extract_vector_elt and vector elements of <8-bits. 2015-09-09 09:53:20 +00:00
MIR Fix PR 24633 - Handle undef values when parsing standalone constants. 2015-09-09 13:44:33 +00:00
MSP430
NVPTX
PowerPC Fix the PPC CTR Loop pass to look for calls to the intrinsics that 2015-09-08 22:14:58 +00:00
SPARC Fix CHECK directives that weren't checking. 2015-08-31 21:10:35 +00:00
SystemZ Make MergeConsecutiveStores look at other stores on same chain 2015-08-28 17:31:28 +00:00
Thumb DI: Require subprogram definitions to be distinct 2015-08-28 20:26:49 +00:00
Thumb2 Distribute the weight on the edge from switch to default statement to edges generated in lowering switch. 2015-09-01 01:42:16 +00:00
WebAssembly [WebAssembly] Update target datalayout strings. 2015-09-09 20:54:31 +00:00
WinEH [WinEH] Add llvm.eh.exceptionpointer intrinsic 2015-09-03 09:15:32 +00:00
X86 Revert "AVX512: Implemented encoding and intrinsics for vextracti64x4 ,vextracti64x2, vextracti32x8, vextracti32x4, vextractf64x4, vextractf64x2, vextractf32x8, vextractf32x4 Added tests for intrinsics and encoding." 2015-09-09 19:44:40 +00:00
XCore DI: Require subprogram definitions to be distinct 2015-08-28 20:26:49 +00:00