1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/Hexagon/packetize_cond_inst.ll
2013-05-14 16:36:34 +00:00

33 lines
954 B
LLVM

; RUN: llc -mcpu=hexagonv4 -tail-dup-size=1 < %s | FileCheck %s
target datalayout = "e-p:32:32:32-i64:64:64-i32:32:32-i16:16:16-i1:32:32-f64:64:64-f32:32:32-v64:64:64-v32:32:32-a0:0-n16:32"
target triple = "hexagon-unknown--elf"
; Make sure we put the two conditionally executed adds in a packet.
; ifcnv_add:
; {
; p0 = cmp.gt(r2, r1)
; if (!p0.new) r0 = add(r2, r1)
; if (p0.new) r0 = add(r0, #10)
; }
; CHECK: cmp
; CHECK-NEXT: add
; CHECH-NEXT: add
define i32 @ifcnv_add(i32, i32, i32) nounwind readnone {
%4 = icmp sgt i32 %2, %1
br i1 %4, label %5, label %7
; <label>:5 ; preds = %3
%6 = add nsw i32 %0, 10
br label %9
; <label>:7 ; preds = %3
%8 = add nsw i32 %2, %1
br label %9
; <label>:9 ; preds = %7, %5
%10 = phi i32 [ %6, %5 ], [ %8, %7 ]
%11 = add nsw i32 %10, 1
ret i32 %11
}