mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
51790b5c0b
The machine scheduler currently biases register copies to/from physical registers to be closer to their point of use / def to minimize their live ranges. This change extends this to also physical register assignments from immediate values. This causes a reduction in reduction in overall register pressure and minor reduction in spills and indirectly fixes an out-of-registers assertion (PR39391). Most test changes are from minor instruction reorderings and register name selection changes and direct consequences of that. Reviewers: MatzeB, qcolombet, myatsina, pcc Subscribers: nemanjai, jvesely, nhaehnle, eraman, hiraditya, javed.absar, arphaman, jfb, jsji, llvm-commits Differential Revision: https://reviews.llvm.org/D54218 llvm-svn: 346894
78 lines
2.4 KiB
LLVM
78 lines
2.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; Check that 64-bit division is bypassed correctly.
|
|
; RUN: llc < %s -mattr=+idivq-to-divl -mtriple=x86_64-unknown-linux-gnu | FileCheck %s
|
|
|
|
; Additional tests for 64-bit divide bypass
|
|
|
|
define i64 @Test_get_quotient(i64 %a, i64 %b) nounwind {
|
|
; CHECK-LABEL: Test_get_quotient:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movq %rdi, %rax
|
|
; CHECK-NEXT: movq %rdi, %rcx
|
|
; CHECK-NEXT: orq %rsi, %rcx
|
|
; CHECK-NEXT: shrq $32, %rcx
|
|
; CHECK-NEXT: je .LBB0_1
|
|
; CHECK-NEXT: # %bb.2:
|
|
; CHECK-NEXT: cqto
|
|
; CHECK-NEXT: idivq %rsi
|
|
; CHECK-NEXT: retq
|
|
; CHECK-NEXT: .LBB0_1:
|
|
; CHECK-NEXT: # kill: def $eax killed $eax killed $rax
|
|
; CHECK-NEXT: xorl %edx, %edx
|
|
; CHECK-NEXT: divl %esi
|
|
; CHECK-NEXT: # kill: def $eax killed $eax def $rax
|
|
; CHECK-NEXT: retq
|
|
%result = sdiv i64 %a, %b
|
|
ret i64 %result
|
|
}
|
|
|
|
define i64 @Test_get_remainder(i64 %a, i64 %b) nounwind {
|
|
; CHECK-LABEL: Test_get_remainder:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movq %rdi, %rax
|
|
; CHECK-NEXT: movq %rdi, %rcx
|
|
; CHECK-NEXT: orq %rsi, %rcx
|
|
; CHECK-NEXT: shrq $32, %rcx
|
|
; CHECK-NEXT: je .LBB1_1
|
|
; CHECK-NEXT: # %bb.2:
|
|
; CHECK-NEXT: cqto
|
|
; CHECK-NEXT: idivq %rsi
|
|
; CHECK-NEXT: movq %rdx, %rax
|
|
; CHECK-NEXT: retq
|
|
; CHECK-NEXT: .LBB1_1:
|
|
; CHECK-NEXT: # kill: def $eax killed $eax killed $rax
|
|
; CHECK-NEXT: xorl %edx, %edx
|
|
; CHECK-NEXT: divl %esi
|
|
; CHECK-NEXT: movl %edx, %eax
|
|
; CHECK-NEXT: retq
|
|
%result = srem i64 %a, %b
|
|
ret i64 %result
|
|
}
|
|
|
|
define i64 @Test_get_quotient_and_remainder(i64 %a, i64 %b) nounwind {
|
|
; CHECK-LABEL: Test_get_quotient_and_remainder:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movq %rdi, %rax
|
|
; CHECK-NEXT: movq %rdi, %rcx
|
|
; CHECK-NEXT: orq %rsi, %rcx
|
|
; CHECK-NEXT: shrq $32, %rcx
|
|
; CHECK-NEXT: je .LBB2_1
|
|
; CHECK-NEXT: # %bb.2:
|
|
; CHECK-NEXT: cqto
|
|
; CHECK-NEXT: idivq %rsi
|
|
; CHECK-NEXT: addq %rdx, %rax
|
|
; CHECK-NEXT: retq
|
|
; CHECK-NEXT: .LBB2_1:
|
|
; CHECK-NEXT: # kill: def $eax killed $eax killed $rax
|
|
; CHECK-NEXT: xorl %edx, %edx
|
|
; CHECK-NEXT: divl %esi
|
|
; CHECK-NEXT: # kill: def $edx killed $edx def $rdx
|
|
; CHECK-NEXT: # kill: def $eax killed $eax def $rax
|
|
; CHECK-NEXT: addq %rdx, %rax
|
|
; CHECK-NEXT: retq
|
|
%resultdiv = sdiv i64 %a, %b
|
|
%resultrem = srem i64 %a, %b
|
|
%result = add i64 %resultdiv, %resultrem
|
|
ret i64 %result
|
|
}
|