mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
b2118cf9ea
Add a new file to test the code gen for common linkage symbol. Remove common linkage in some other testcases to avoid distraction. llvm-svn: 372426
259 lines
7.9 KiB
LLVM
259 lines
7.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s --check-prefix=CHECK-BE \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
|
|
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s --check-prefix=CHECK-LE \
|
|
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
|
|
; ModuleID = 'ComparisonTestCases/testCompareslleqsc.c'
|
|
|
|
@glob = local_unnamed_addr global i8 0, align 1
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_lleqsc(i8 signext %a, i8 signext %b) {
|
|
; CHECK-LABEL: test_lleqsc:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xor r3, r3, r4
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: xor r3, r3, r4
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: xor r3, r3, r4
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, %b
|
|
%conv3 = zext i1 %cmp to i64
|
|
ret i64 %conv3
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_lleqsc_sext(i8 signext %a, i8 signext %b) {
|
|
; CHECK-LABEL: test_lleqsc_sext:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xor r3, r3, r4
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: neg r3, r3
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_sext:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: xor r3, r3, r4
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: neg r3, r3
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_sext:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: xor r3, r3, r4
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: neg r3, r3
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, %b
|
|
%conv3 = sext i1 %cmp to i64
|
|
ret i64 %conv3
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_lleqsc_z(i8 signext %a) {
|
|
; CHECK-LABEL: test_lleqsc_z:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_z:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_z:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, 0
|
|
%conv2 = zext i1 %cmp to i64
|
|
ret i64 %conv2
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind readnone
|
|
define i64 @test_lleqsc_sext_z(i8 signext %a) {
|
|
; CHECK-LABEL: test_lleqsc_sext_z:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: neg r3, r3
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_sext_z:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: neg r3, r3
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_sext_z:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: neg r3, r3
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, 0
|
|
%conv2 = sext i1 %cmp to i64
|
|
ret i64 %conv2
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_lleqsc_store(i8 signext %a, i8 signext %b) {
|
|
; CHECK-LABEL: test_lleqsc_store:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xor r3, r3, r4
|
|
; CHECK-NEXT: addis r5, r2, glob@toc@ha
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: stb r3, glob@toc@l(r5)
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_store:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: addis r5, r2, .LC0@toc@ha
|
|
; CHECK-BE-NEXT: xor r3, r3, r4
|
|
; CHECK-BE-NEXT: ld r4, .LC0@toc@l(r5)
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: stb r3, 0(r4)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_store:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: xor r3, r3, r4
|
|
; CHECK-LE-NEXT: addis r5, r2, glob@toc@ha
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: stb r3, glob@toc@l(r5)
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, %b
|
|
%conv3 = zext i1 %cmp to i8
|
|
store i8 %conv3, i8* @glob, align 1
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_lleqsc_sext_store(i8 signext %a, i8 signext %b) {
|
|
; CHECK-LABEL: test_lleqsc_sext_store:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xor r3, r3, r4
|
|
; CHECK-NEXT: addis r5, r2, glob@toc@ha
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: neg r3, r3
|
|
; CHECK-NEXT: stb r3, glob@toc@l(r5)
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_sext_store:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: addis r5, r2, .LC0@toc@ha
|
|
; CHECK-BE-NEXT: xor r3, r3, r4
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: ld r4, .LC0@toc@l(r5)
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: neg r3, r3
|
|
; CHECK-BE-NEXT: stb r3, 0(r4)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_sext_store:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: xor r3, r3, r4
|
|
; CHECK-LE-NEXT: addis r5, r2, glob@toc@ha
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: neg r3, r3
|
|
; CHECK-LE-NEXT: stb r3, glob@toc@l(r5)
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, %b
|
|
%conv3 = sext i1 %cmp to i8
|
|
store i8 %conv3, i8* @glob, align 1
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_lleqsc_z_store(i8 signext %a) {
|
|
; CHECK-LABEL: test_lleqsc_z_store:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: addis r4, r2, glob@toc@ha
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: stb r3, glob@toc@l(r4)
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_z_store:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: addis r4, r2, .LC0@toc@ha
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: ld r4, .LC0@toc@l(r4)
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: stb r3, 0(r4)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_z_store:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: addis r4, r2, glob@toc@ha
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: stb r3, glob@toc@l(r4)
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, 0
|
|
%conv2 = zext i1 %cmp to i8
|
|
store i8 %conv2, i8* @glob, align 1
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: norecurse nounwind
|
|
define void @test_lleqsc_sext_z_store(i8 signext %a) {
|
|
; CHECK-LABEL: test_lleqsc_sext_z_store:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cntlzw r3, r3
|
|
; CHECK-NEXT: addis r4, r2, glob@toc@ha
|
|
; CHECK-NEXT: srwi r3, r3, 5
|
|
; CHECK-NEXT: neg r3, r3
|
|
; CHECK-NEXT: stb r3, glob@toc@l(r4)
|
|
; CHECK-NEXT: blr
|
|
; CHECK-BE-LABEL: test_lleqsc_sext_z_store:
|
|
; CHECK-BE: # %bb.0: # %entry
|
|
; CHECK-BE-NEXT: addis r4, r2, .LC0@toc@ha
|
|
; CHECK-BE-NEXT: cntlzw r3, r3
|
|
; CHECK-BE-NEXT: ld r4, .LC0@toc@l(r4)
|
|
; CHECK-BE-NEXT: srwi r3, r3, 5
|
|
; CHECK-BE-NEXT: neg r3, r3
|
|
; CHECK-BE-NEXT: stb r3, 0(r4)
|
|
; CHECK-BE-NEXT: blr
|
|
;
|
|
; CHECK-LE-LABEL: test_lleqsc_sext_z_store:
|
|
; CHECK-LE: # %bb.0: # %entry
|
|
; CHECK-LE-NEXT: cntlzw r3, r3
|
|
; CHECK-LE-NEXT: addis r4, r2, glob@toc@ha
|
|
; CHECK-LE-NEXT: srwi r3, r3, 5
|
|
; CHECK-LE-NEXT: neg r3, r3
|
|
; CHECK-LE-NEXT: stb r3, glob@toc@l(r4)
|
|
; CHECK-LE-NEXT: blr
|
|
entry:
|
|
%cmp = icmp eq i8 %a, 0
|
|
%conv2 = sext i1 %cmp to i8
|
|
store i8 %conv2, i8* @glob, align 1
|
|
ret void
|
|
}
|