mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
63 lines
2.1 KiB
C++
63 lines
2.1 KiB
C++
//===-- AVRRegisterInfo.h - AVR Register Information Impl -------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the AVR implementation of the TargetRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_AVR_REGISTER_INFO_H
|
|
#define LLVM_AVR_REGISTER_INFO_H
|
|
|
|
#include "llvm/CodeGen/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "AVRGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
/// Utilities relating to AVR registers.
|
|
class AVRRegisterInfo : public AVRGenRegisterInfo {
|
|
public:
|
|
AVRRegisterInfo();
|
|
|
|
public:
|
|
const uint16_t *
|
|
getCalleeSavedRegs(const MachineFunction *MF = 0) const override;
|
|
const uint32_t *getCallPreservedMask(const MachineFunction &MF,
|
|
CallingConv::ID CC) const override;
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
const TargetRegisterClass *
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC,
|
|
const MachineFunction &MF) const override;
|
|
|
|
/// Stack Frame Processing Methods
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
|
|
unsigned FIOperandNum,
|
|
RegScavenger *RS = NULL) const override;
|
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
|
|
const TargetRegisterClass *
|
|
getPointerRegClass(const MachineFunction &MF,
|
|
unsigned Kind = 0) const override;
|
|
|
|
/// Splits a 16-bit `DREGS` register into the lo/hi register pair.
|
|
/// \param Reg A 16-bit register to split.
|
|
void splitReg(unsigned Reg, unsigned &LoReg, unsigned &HiReg) const;
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &) const override {
|
|
return true;
|
|
}
|
|
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_AVR_REGISTER_INFO_H
|