mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-23 21:13:02 +02:00
ecdf6429da
-enable-si-insert-waitcnts=1 becomes the default -enable-si-insert-waitcnts=0 to use old pass Differential Revision: https://reviews.llvm.org/D33730 llvm-svn: 304551
30 lines
857 B
LLVM
30 lines
857 B
LLVM
; RUN: llc -march=amdgcn -mcpu=fiji -show-mc-encoding < %s | FileCheck -check-prefix=VI %s
|
|
|
|
declare void @llvm.amdgcn.s.dcache.wb.vol() #0
|
|
declare void @llvm.amdgcn.s.waitcnt(i32) #0
|
|
|
|
; VI-LABEL: {{^}}test_s_dcache_wb_vol:
|
|
; VI-NEXT: ; BB#0:
|
|
; VI-NEXT: s_dcache_wb_vol ; encoding: [0x00,0x00,0x8c,0xc0,0x00,0x00,0x00,0x00]
|
|
; VI-NEXT: s_endpgm
|
|
define amdgpu_kernel void @test_s_dcache_wb_vol() #0 {
|
|
call void @llvm.amdgcn.s.dcache.wb.vol()
|
|
ret void
|
|
}
|
|
|
|
; VI-LABEL: {{^}}test_s_dcache_wb_vol_insert_wait:
|
|
; VI-NEXT: ; BB#0:
|
|
; VI-NEXT: s_dcache_wb_vol
|
|
; VI: s_waitcnt lgkmcnt(0) ; encoding
|
|
define amdgpu_kernel void @test_s_dcache_wb_vol_insert_wait() #0 {
|
|
call void @llvm.amdgcn.s.dcache.wb.vol()
|
|
call void @llvm.amdgcn.s.waitcnt(i32 127)
|
|
br label %end
|
|
|
|
end:
|
|
store volatile i32 3, i32 addrspace(1)* undef
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind }
|