mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 14:33:02 +02:00
9465551fc2
This covers essentially all of llvm's headers and libs. One or two weird cases I wasn't sure were worth/appropriate to fix. llvm-svn: 232394
93 lines
2.9 KiB
C++
93 lines
2.9 KiB
C++
//===-- MipsAsmBackend.h - Mips Asm Backend ------------------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the MipsAsmBackend class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSASMBACKEND_H
|
|
#define LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSASMBACKEND_H
|
|
|
|
#include "MCTargetDesc/MipsFixupKinds.h"
|
|
#include "llvm/ADT/Triple.h"
|
|
#include "llvm/MC/MCAsmBackend.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MCAssembler;
|
|
struct MCFixupKindInfo;
|
|
class Target;
|
|
class MCObjectWriter;
|
|
|
|
class MipsAsmBackend : public MCAsmBackend {
|
|
Triple::OSType OSType;
|
|
bool IsLittle; // Big or little endian
|
|
bool Is64Bit; // 32 or 64 bit words
|
|
|
|
public:
|
|
MipsAsmBackend(const Target &T, Triple::OSType OSType, bool IsLittle,
|
|
bool Is64Bit)
|
|
: MCAsmBackend(), OSType(OSType), IsLittle(IsLittle), Is64Bit(Is64Bit) {}
|
|
|
|
MCObjectWriter *createObjectWriter(raw_ostream &OS) const override;
|
|
|
|
void applyFixup(const MCFixup &Fixup, char *Data, unsigned DataSize,
|
|
uint64_t Value, bool IsPCRel) const override;
|
|
|
|
const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const override;
|
|
|
|
unsigned getNumFixupKinds() const override {
|
|
return Mips::NumTargetFixupKinds;
|
|
}
|
|
|
|
/// @name Target Relaxation Interfaces
|
|
/// @{
|
|
|
|
/// MayNeedRelaxation - Check whether the given instruction may need
|
|
/// relaxation.
|
|
///
|
|
/// \param Inst - The instruction to test.
|
|
bool mayNeedRelaxation(const MCInst &Inst) const override {
|
|
return false;
|
|
}
|
|
|
|
/// fixupNeedsRelaxation - Target specific predicate for whether a given
|
|
/// fixup requires the associated instruction to be relaxed.
|
|
bool fixupNeedsRelaxation(const MCFixup &Fixup, uint64_t Value,
|
|
const MCRelaxableFragment *DF,
|
|
const MCAsmLayout &Layout) const override {
|
|
// FIXME.
|
|
llvm_unreachable("RelaxInstruction() unimplemented");
|
|
return false;
|
|
}
|
|
|
|
/// RelaxInstruction - Relax the instruction in the given fragment
|
|
/// to the next wider instruction.
|
|
///
|
|
/// \param Inst - The instruction to relax, which may be the same
|
|
/// as the output.
|
|
/// \param [out] Res On return, the relaxed instruction.
|
|
void relaxInstruction(const MCInst &Inst, MCInst &Res) const override {}
|
|
|
|
/// @}
|
|
|
|
bool writeNopData(uint64_t Count, MCObjectWriter *OW) const override;
|
|
|
|
void processFixupValue(const MCAssembler &Asm, const MCAsmLayout &Layout,
|
|
const MCFixup &Fixup, const MCFragment *DF,
|
|
const MCValue &Target, uint64_t &Value,
|
|
bool &IsResolved) override;
|
|
|
|
}; // class MipsAsmBackend
|
|
|
|
} // namespace
|
|
|
|
#endif
|