mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
bb4ad38d95
VE has only 64 bits AND/OR/XOR instructions. We pretended that VE has 32 bits instructions also, but doing it increase the number of generated instructions. Therefore, we decide to promote 32 bits operations and use only 64 bits instructions in back end. We also avoid pretending that VE has 32 bits LEA instruction. Update regression tests also. Reviewed By: simoll Differential Revision: https://reviews.llvm.org/D85726
103 lines
3.1 KiB
LLVM
103 lines
3.1 KiB
LLVM
; RUN: llc < %s -mtriple=ve-unknown-unknown | FileCheck %s
|
|
|
|
define double @selectccsgti8(i8, i8, double, double) {
|
|
; CHECK-LABEL: selectccsgti8:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: sll %s1, %s1, 56
|
|
; CHECK-NEXT: sra.l %s1, %s1, 56
|
|
; CHECK-NEXT: sll %s0, %s0, 56
|
|
; CHECK-NEXT: sra.l %s0, %s0, 56
|
|
; CHECK-NEXT: cmps.w.sx %s0, %s0, %s1
|
|
; CHECK-NEXT: cmov.w.gt %s3, %s2, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s3
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = icmp sgt i8 %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|
|
define double @selectccsgti16(i16, i16, double, double) {
|
|
; CHECK-LABEL: selectccsgti16:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: sll %s1, %s1, 48
|
|
; CHECK-NEXT: sra.l %s1, %s1, 48
|
|
; CHECK-NEXT: sll %s0, %s0, 48
|
|
; CHECK-NEXT: sra.l %s0, %s0, 48
|
|
; CHECK-NEXT: cmps.w.sx %s0, %s0, %s1
|
|
; CHECK-NEXT: cmov.w.gt %s3, %s2, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s3
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = icmp sgt i16 %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|
|
define double @selectccsgti32(i32, i32, double, double) {
|
|
; CHECK-LABEL: selectccsgti32:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: cmps.w.sx %s0, %s0, %s1
|
|
; CHECK-NEXT: cmov.w.gt %s3, %s2, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s3
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = icmp sgt i32 %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|
|
define double @selectccsgti64(i64, i64, double, double) {
|
|
; CHECK-LABEL: selectccsgti64:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: cmps.l %s0, %s0, %s1
|
|
; CHECK-NEXT: cmov.l.gt %s3, %s2, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s3
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = icmp sgt i64 %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|
|
define double @selectccsgti128(i128, i128, double, double) {
|
|
; CHECK-LABEL: selectccsgti128:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: or %s6, 0, (0)1
|
|
; CHECK-NEXT: cmps.l %s1, %s1, %s3
|
|
; CHECK-NEXT: or %s3, 0, %s6
|
|
; CHECK-NEXT: cmov.l.gt %s3, (63)0, %s1
|
|
; CHECK-NEXT: cmpu.l %s0, %s0, %s2
|
|
; CHECK-NEXT: or %s2, 0, %s6
|
|
; CHECK-NEXT: cmov.l.gt %s2, (63)0, %s0
|
|
; CHECK-NEXT: cmov.l.eq %s3, %s2, %s1
|
|
; CHECK-NEXT: cmps.w.sx %s0, %s3, %s6
|
|
; CHECK-NEXT: cmov.w.ne %s5, %s4, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s5
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = icmp sgt i128 %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|
|
define double @selectccogtf32(float, float, double, double) {
|
|
; CHECK-LABEL: selectccogtf32:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: fcmp.s %s0, %s0, %s1
|
|
; CHECK-NEXT: cmov.s.gt %s3, %s2, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s3
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = fcmp ogt float %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|
|
define double @selectccogtf64(double, double, double, double) {
|
|
; CHECK-LABEL: selectccogtf64:
|
|
; CHECK: .LBB{{[0-9]+}}_2:
|
|
; CHECK-NEXT: fcmp.d %s0, %s0, %s1
|
|
; CHECK-NEXT: cmov.d.gt %s3, %s2, %s0
|
|
; CHECK-NEXT: or %s0, 0, %s3
|
|
; CHECK-NEXT: or %s11, 0, %s9
|
|
%5 = fcmp ogt double %0, %1
|
|
%6 = select i1 %5, double %2, double %3
|
|
ret double %6
|
|
}
|
|
|