1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/CodeGen/X86/pr37063.ll
Craig Topper 813aed1edd [X86] Narrow i64 compares with constant to i32 when the upper 32-bits are known zero.
This catches some cases. There are probably ways to improve this.
I tried doing it as a combine on the setcc, but that broke
some cases involving flag reuse in place of test.

I renamed the isX86CCUnsigned to isX86CCSigned and flipped its
polarity to make it consistent with the similar functions for
ISD::SETCC. This avoids calling EQ/NE as being signed or unsigned.

Fixes PR43823.

Differential Revision: https://reviews.llvm.org/D69499
2019-10-29 11:38:15 -07:00

32 lines
850 B
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s
declare void @bar()
define void @foo(i64*) {
; CHECK-LABEL: foo:
; CHECK: # %bb.0: # %start
; CHECK-NEXT: movl (%rdi), %eax
; CHECK-NEXT: andl $6, %eax
; CHECK-NEXT: cmpl $4, %eax
; CHECK-NEXT: jne .LBB0_2
; CHECK-NEXT: # %bb.1: # %bb1
; CHECK-NEXT: retq
; CHECK-NEXT: .LBB0_2: # %bb2.i
; CHECK-NEXT: jmp bar # TAILCALL
start:
%1 = load i64, i64* %0, align 8, !range !0
%2 = and i64 %1, 6
%3 = icmp eq i64 %2, 4
br i1 %3, label %bb1, label %bb2.i
bb1: ; preds = %bb2.i, %start
ret void
bb2.i: ; preds = %start
tail call fastcc void @bar()
br label %bb1
}
!0 = !{i64 0, i64 6}