1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/CodeGen/X86/rdpid.ll
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

22 lines
680 B
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-- -mattr=rdpid | FileCheck %s --check-prefix=CHECK --check-prefix=X86-64
; RUN: llc < %s -mtriple=i686-- -mattr=rdpid | FileCheck %s --check-prefix=CHECK --check-prefix=X86
define i32 @test_builtin_rdpid() {
; X86-64-LABEL: test_builtin_rdpid:
; X86-64: # %bb.0:
; X86-64-NEXT: rdpid %rax
; X86-64-NEXT: # kill: def $eax killed $eax killed $rax
; X86-64-NEXT: retq
;
; X86-LABEL: test_builtin_rdpid:
; X86: # %bb.0:
; X86-NEXT: rdpid %eax
; X86-NEXT: retl
%1 = tail call i32 @llvm.x86.rdpid()
ret i32 %1
}
declare i32 @llvm.x86.rdpid()