mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 03:53:04 +02:00
db43217a24
Currently we have a number of tests that fail with -verify-machineinstrs. To detect this cases earlier we add the option to the testcases with the exception of tests that will currently fail with this option. PR 27456 keeps track of this failures. No code review, as discussed with Hal Finkel. llvm-svn: 277624
76 lines
2.5 KiB
LLVM
76 lines
2.5 KiB
LLVM
; RUN: llc -verify-machineinstrs < %s | FileCheck %s
|
|
target datalayout = "E-m:e-i64:64-n32:64"
|
|
target triple = "powerpc64-bgq-linux"
|
|
|
|
; Function Attrs: norecurse nounwind readonly
|
|
define <4 x double> @foo(double* nocapture readonly %a) #0 {
|
|
entry:
|
|
%0 = load double, double* %a, align 8
|
|
%vecinit.i = insertelement <4 x double> undef, double %0, i32 0
|
|
%shuffle.i = shufflevector <4 x double> %vecinit.i, <4 x double> undef, <4 x i32> zeroinitializer
|
|
ret <4 x double> %shuffle.i
|
|
|
|
; CHECK-LABEL: @foo
|
|
; CHECK: lfd 1, 0(3)
|
|
; CHECK: blr
|
|
}
|
|
|
|
define <4 x double> @foox(double* nocapture readonly %a, i64 %idx) #0 {
|
|
entry:
|
|
%p = getelementptr double, double* %a, i64 %idx
|
|
%0 = load double, double* %p, align 8
|
|
%vecinit.i = insertelement <4 x double> undef, double %0, i32 0
|
|
%shuffle.i = shufflevector <4 x double> %vecinit.i, <4 x double> undef, <4 x i32> zeroinitializer
|
|
ret <4 x double> %shuffle.i
|
|
|
|
; CHECK-LABEL: @foox
|
|
; CHECK: sldi [[REG1:[0-9]+]], 4, 3
|
|
; CHECK: lfdx 1, 3, [[REG1]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
define <4 x double> @fooxu(double* nocapture readonly %a, i64 %idx, double** %pptr) #0 {
|
|
entry:
|
|
%p = getelementptr double, double* %a, i64 %idx
|
|
%0 = load double, double* %p, align 8
|
|
%vecinit.i = insertelement <4 x double> undef, double %0, i32 0
|
|
%shuffle.i = shufflevector <4 x double> %vecinit.i, <4 x double> undef, <4 x i32> zeroinitializer
|
|
store double* %p, double** %pptr, align 8
|
|
ret <4 x double> %shuffle.i
|
|
|
|
; CHECK-LABEL: @foox
|
|
; CHECK: sldi [[REG1:[0-9]+]], 4, 3
|
|
; CHECK: lfdux 1, 3, [[REG1]]
|
|
; CHECK: std 3, 0(5)
|
|
; CHECK: blr
|
|
}
|
|
|
|
define <4 x float> @foof(float* nocapture readonly %a) #0 {
|
|
entry:
|
|
%0 = load float, float* %a, align 4
|
|
%vecinit.i = insertelement <4 x float> undef, float %0, i32 0
|
|
%shuffle.i = shufflevector <4 x float> %vecinit.i, <4 x float> undef, <4 x i32> zeroinitializer
|
|
ret <4 x float> %shuffle.i
|
|
|
|
; CHECK-LABEL: @foof
|
|
; CHECK: lfs 1, 0(3)
|
|
; CHECK: blr
|
|
}
|
|
|
|
define <4 x float> @foofx(float* nocapture readonly %a, i64 %idx) #0 {
|
|
entry:
|
|
%p = getelementptr float, float* %a, i64 %idx
|
|
%0 = load float, float* %p, align 4
|
|
%vecinit.i = insertelement <4 x float> undef, float %0, i32 0
|
|
%shuffle.i = shufflevector <4 x float> %vecinit.i, <4 x float> undef, <4 x i32> zeroinitializer
|
|
ret <4 x float> %shuffle.i
|
|
|
|
; CHECK-LABEL: @foofx
|
|
; CHECK: sldi [[REG1:[0-9]+]], 4, 2
|
|
; CHECK: lfsx 1, 3, [[REG1]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
attributes #0 = { norecurse nounwind readonly "target-cpu"="a2q" "target-features"="+qpx,-altivec,-bpermd,-crypto,-direct-move,-extdiv,-power8-vector,-vsx" }
|
|
|