mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
7cd663b80c
Generally, the ISEL is expanded into if-then-else sequence, in some cases (like when the destination register is the same with the true or false value register), it may just be expanded into just the if or else sequence. llvm-svn: 292154
39 lines
1.2 KiB
LLVM
39 lines
1.2 KiB
LLVM
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
; RUN: llc -verify-machineinstrs -mcpu=a2 < %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mcpu=pwr7 < %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mcpu=pwr7 -ppc-gen-isel=false < %s | FileCheck --check-prefix=CHECK-NO-ISEL %s
|
|
|
|
define i64 @test1(i64 %a, i64 %b, i64 %c, i64 %d) {
|
|
entry:
|
|
%p = icmp uge i64 %a, %b
|
|
%x = select i1 %p, i64 %c, i64 %d
|
|
ret i64 %x
|
|
; CHECK-LABEL: @test1
|
|
; CHECK-NO-ISEL-LABEL: @test1
|
|
; CHECK: isel
|
|
; CHECK-NO-ISEL: bc 12, 0, [[TRUE:.LBB[0-9]+]]
|
|
; CHECK-NO-ISEL: ori 3, 5, 0
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
; CHECK-NO-ISEL: [[TRUE]]
|
|
; CHECK-NO-ISEL-NEXT: addi 3, 6, 0
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
}
|
|
|
|
define i32 @test2(i32 %a, i32 %b, i32 %c, i32 %d) {
|
|
entry:
|
|
%p = icmp uge i32 %a, %b
|
|
%x = select i1 %p, i32 %c, i32 %d
|
|
ret i32 %x
|
|
; CHECK-LABEL: @test2
|
|
; CHECK-NO-ISEL-LABEL: @test2
|
|
; CHECK: isel
|
|
; CHECK-NO-ISEL: bc 12, 0, [[TRUE:.LBB[0-9]+]]
|
|
; CHECK-NO-ISEL: ori 3, 5, 0
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
; CHECK-NO-ISEL: [[TRUE]]
|
|
; CHECK-NO-ISEL-NEXT: addi 3, 6, 0
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
}
|
|
|