1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/test/DebugInfo/ARM
Wolfgang Pieb bf7a422513 [ARM] Fix RELA relocations for 32bit ARM.
RELA relocations for 32 bit ARM ignored the addend. Some tools generate
them instead of REL type relocations. This fixes PR50473.

    Reviewed By: MaskRay, peter.smith

    Differential Revision: https://reviews.llvm.org/D105214
2021-07-14 14:27:15 -07:00
..
big-endian-bitfield.ll
big-endian-dump.ll
bitfield.ll
call-site-info-output.ll
cfi-eof-prologue.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
constant-dbgloc.ll
dwarfdump-rela.yaml [ARM] Fix RELA relocations for 32bit ARM. 2021-07-14 14:27:15 -07:00
entry-value-multi-byte-expr.ll [LiveDebugValues][InstrRef][2/2] Emit entry value variable locations 2021-06-30 23:07:39 +01:00
float-args.ll
float-stack-arg.ll
header.ll
illegal-fragment.ll
line.test
lit.local.cfg
little-endian-dump.ll
lowerbdgdeclare_vla.ll Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
machine-cp-updates-dbg-reg.mir CodeGen: Print/parse LLTs in MachineMemOperands 2021-06-30 16:54:13 -04:00
multiple-constant-uses-drops-dbgloc.ll Revert "[NFC] remove explicit default value for strboolattr attribute in tests" 2021-05-24 19:43:40 +02:00
partial-subreg.ll
PR16736.ll
PR26163.ll
processes-relocations.ll
prologue_end.ll
s-super-register.ll
salvage-debug-info.ll
sdag-split-arg1.ll
sdag-split-arg.ll
selectiondag-deadcode.ll
single-constant-use-preserves-dbgloc.ll
split-complex.ll
sroa-complex.ll
tls.ll