mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
ec49368879
Leave early ifcvt disabled for now since there are some shader-db regressions. This causes some immediate improvements, but could be better. The cost checking that the pass does is based on critical path length for out of order CPUs which we do not want so it skips out on many cases we want. llvm-svn: 293016
29 lines
898 B
LLVM
29 lines
898 B
LLVM
; RUN: llc -march=amdgcn -mcpu=verde -verify-machineinstrs < %s | FileCheck %s
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
; This used to raise an assertion due to how the choice between uniform and
|
|
; non-uniform branches was determined.
|
|
;
|
|
; CHECK-LABEL: {{^}}main:
|
|
; CHECK: s_cbranch_vccnz
|
|
define amdgpu_ps float @main(<4 x i32> inreg %rsrc) {
|
|
main_body:
|
|
%v = call float @llvm.amdgcn.buffer.load.f32(<4 x i32> %rsrc, i32 0, i32 0, i1 true, i1 false)
|
|
%cc = fcmp une float %v, 1.000000e+00
|
|
br i1 %cc, label %if, label %else
|
|
|
|
if:
|
|
%u = fadd float %v, %v
|
|
call void asm sideeffect "", ""() #0 ; Prevent ifconversion
|
|
br label %else
|
|
|
|
else:
|
|
%r = phi float [ %v, %main_body ], [ %u, %if ]
|
|
ret float %r
|
|
}
|
|
|
|
; Function Attrs: nounwind readonly
|
|
declare float @llvm.amdgcn.buffer.load.f32(<4 x i32>, i32, i32, i1, i1) #0
|
|
|
|
attributes #0 = { nounwind readonly }
|