mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
30 lines
978 B
LLVM
30 lines
978 B
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=i686-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X32
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X64
|
|
|
|
; Verify that we don't fail when shift by zero is encountered.
|
|
|
|
define i64 @test1(<2 x i64> %a) {
|
|
; X32-LABEL: test1:
|
|
; X32: # BB#0: # %entry
|
|
; X32-NEXT: movdqa %xmm0, %xmm1
|
|
; X32-NEXT: psllq $2, %xmm1
|
|
; X32-NEXT: movsd {{.*#+}} xmm1 = xmm0[0],xmm1[1]
|
|
; X32-NEXT: movd %xmm1, %eax
|
|
; X32-NEXT: pshufd {{.*#+}} xmm0 = xmm1[1,1,2,3]
|
|
; X32-NEXT: movd %xmm0, %edx
|
|
; X32-NEXT: retl
|
|
;
|
|
; X64-LABEL: test1:
|
|
; X64: # BB#0: # %entry
|
|
; X64-NEXT: movdqa %xmm0, %xmm1
|
|
; X64-NEXT: psllq $2, %xmm1
|
|
; X64-NEXT: movsd {{.*#+}} xmm1 = xmm0[0],xmm1[1]
|
|
; X64-NEXT: movd %xmm1, %rax
|
|
; X64-NEXT: retq
|
|
entry:
|
|
%c = shl <2 x i64> %a, <i64 0, i64 2>
|
|
%d = extractelement <2 x i64> %c, i32 0
|
|
ret i64 %d
|
|
}
|