mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
9c1ffe0e18
Summary of changes: - Changed parser to eliminate generation of excessive error messages; - Corrected lit tests to match all expected error messages; - Corrected lit tests to guard against unwanted extra messages (added option "--implicit-check-not=error:"); - Added missing checks and fixed some typos in tests. See bug 46907: https://bugs.llvm.org/show_bug.cgi?id=46907 Reviewers: arsenm, rampitec Differential Revision: https://reviews.llvm.org/D86940
64 lines
3.0 KiB
ArmAsm
64 lines
3.0 KiB
ArmAsm
// RUN: not llvm-mc -arch=amdgcn -mcpu=gfx1010 -show-encoding %s | FileCheck -check-prefix=GFX10 %s
|
|
// RUN: not llvm-mc -arch=amdgcn -mcpu=gfx1010 %s 2>&1 | FileCheck -check-prefix=GFX10-ERR --implicit-check-not=error: %s
|
|
|
|
//-----------------------------------------------------------------------------------------
|
|
// On GFX10 we can use two scalar operands (except for 64-bit shift instructions)
|
|
|
|
v_add_f32 v0, s0, s1
|
|
// GFX10: v_add_f32_e64 v0, s0, s1 ; encoding: [0x00,0x00,0x03,0xd5,0x00,0x02,0x00,0x00]
|
|
|
|
v_madak_f32 v0, s0, v1, 42.42
|
|
// GFX10: v_madak_f32 v0, s0, v1, 0x4229ae14 ; encoding: [0x00,0x02,0x00,0x42,0x14,0xae,0x29,0x42]
|
|
|
|
v_med3_f32 v0, s0, s0, s1
|
|
// GFX10: v_med3_f32 v0, s0, s0, s1 ; encoding: [0x00,0x00,0x57,0xd5,0x00,0x00,0x04,0x00]
|
|
|
|
//-----------------------------------------------------------------------------------------
|
|
// 64-bit shift instructions can use only one scalar value input
|
|
|
|
v_ashrrev_i64 v[0:1], 0x100, s[0:1]
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
v_ashrrev_i64 v[0:1], s2, s[0:1]
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
//-----------------------------------------------------------------------------------------
|
|
// v_div_fmas implicitly reads VCC, so only one scalar operand is possible
|
|
|
|
v_div_fmas_f32 v5, s3, s3, s3
|
|
// GFX10: v_div_fmas_f32 v5, s3, s3, s3 ; encoding: [0x05,0x00,0x6f,0xd5,0x03,0x06,0x0c,0x00]
|
|
|
|
v_div_fmas_f32 v5, s3, s3, s2
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
v_div_fmas_f32 v5, s3, 0x123, v3
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
v_div_fmas_f64 v[5:6], 0x12345678, 0x12345678, 0x12345678
|
|
// GFX10: v_div_fmas_f64 v[5:6], 0x12345678, 0x12345678, 0x12345678 ; encoding: [0x05,0x00,0x70,0xd5,0xff,0xfe,0xfd,0x03,0x78,0x56,0x34,0x12]
|
|
|
|
v_div_fmas_f64 v[5:6], v[1:2], s[2:3], v[3:4]
|
|
// GFX10: v_div_fmas_f64 v[5:6], v[1:2], s[2:3], v[3:4] ; encoding: [0x05,0x00,0x70,0xd5,0x01,0x05,0x0c,0x04]
|
|
|
|
v_div_fmas_f64 v[5:6], v[1:2], s[2:3], 0x123456
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
//-----------------------------------------------------------------------------------------
|
|
// v_mad_u64_u32 has operands of different sizes.
|
|
// When these operands are literals, they are counted as 2 scalar values even if literals are identical.
|
|
|
|
v_lshlrev_b64 v[5:6], 0x3f717273, 0x3f717273
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
v_mad_u64_u32 v[5:6], s12, v1, 0x12345678, 0x12345678
|
|
// GFX10: v_mad_u64_u32 v[5:6], s12, v1, 0x12345678, 0x12345678 ; encoding: [0x05,0x0c,0x76,0xd5,0x01,0xff,0xfd,0x03,0x78,0x56,0x34,0x12]
|
|
|
|
v_mad_u64_u32 v[5:6], s12, s1, 0x12345678, 0x12345678
|
|
// GFX10-ERR: error: invalid operand (violates constant bus restrictions)
|
|
|
|
//-----------------------------------------------------------------------------------------
|
|
// null is free
|
|
|
|
v_bfe_u32 v5, s1, s2, null
|
|
// GFX10: v_bfe_u32 v5, s1, s2, null ; encoding: [0x05,0x00,0x48,0xd5,0x01,0x04,0xf4,0x01]
|