mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
c78e6a3a7b
The following large tests have been split into smaller parts by instruction formats:
gfx7_asm_all.s
gfx8_asm_all.s
gfx9_asm_all.s
gfx10_asm_all.s
This change results in noticeable lit testing speedup.
For example, on a debug Windows build, split asm tests are run 3.5 times faster.
5372 lines
197 KiB
ArmAsm
5372 lines
197 KiB
ArmAsm
// RUN: llvm-mc -arch=amdgcn -mcpu=bonaire -show-encoding %s | FileCheck %s
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0xff,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_format_x v5, off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_format_x v5, v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x00,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x00,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_format_x v5, off, s[8:11], s3 offset:4095 lds
|
|
// CHECK: [0xff,0x0f,0x01,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[254:255], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0xfe,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_format_xy v[5:6], v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x04,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xy v[5:6], off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x04,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[253:255], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0xfd,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_format_xyz v[5:7], v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x08,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyz v[5:7], off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x08,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[252:255], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0xfc,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_format_xyzw v[5:8], v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x0c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_format_xyzw v[5:8], off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x0c,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_format_x v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_format_x v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x10,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_x v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x10,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_format_xy v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x14,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xy v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x14,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[253:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0xfd,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_format_xyz v[1:3], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x18,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyz v[1:3], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x18,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[252:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0xfc,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_format_xyzw v[1:4], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x1c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_format_xyzw v[1:4], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x1c,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0xff,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_ubyte v5, off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_ubyte v5, v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x20,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x20,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_ubyte v5, off, s[8:11], s3 offset:4095 lds
|
|
// CHECK: [0xff,0x0f,0x21,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0xff,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_sbyte v5, off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_sbyte v5, v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x24,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x24,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_sbyte v5, off, s[8:11], s3 offset:4095 lds
|
|
// CHECK: [0xff,0x0f,0x25,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0xff,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_ushort v5, off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_ushort v5, v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x28,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x28,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_ushort v5, off, s[8:11], s3 offset:4095 lds
|
|
// CHECK: [0xff,0x0f,0x29,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0xff,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_sshort v5, off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_sshort v5, v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x2c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x2c,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_sshort v5, off, s[8:11], s3 offset:4095 lds
|
|
// CHECK: [0xff,0x0f,0x2d,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v255, off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0xff,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_dword v5, off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_dword v5, off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_dword v5, off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_dword v5, off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_dword v5, off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_dword v5, off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_dword v5, off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_dword v5, off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_dword v5, off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_dword v5, off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_dword v5, off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_dword v5, off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_dword v5, off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_dword v5, off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_dword v5, off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_dword v5, off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_dword v5, off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_dword v5, off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_dword v5, off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_dword v5, off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_dword v5, off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_dword v5, v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x30,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x30,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_dword v5, off, s[8:11], s3 offset:4095 lds
|
|
// CHECK: [0xff,0x0f,0x31,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[254:255], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0xfe,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_dwordx2 v[5:6], v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x34,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx2 v[5:6], off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x34,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[252:255], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0xfc,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_dwordx4 v[5:8], v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x38,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx4 v[5:8], off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x38,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[253:255], off, s[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0xfd,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[12:15], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x03,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[100:103], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x19,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, ttmp[8:11], s3 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x1e,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x67]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x68]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x69]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x6a]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x6b]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x6c]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x6d]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x6e]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x6f]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x7b]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x7c]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x7e]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x7f]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0x80]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0xc1]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0xf0]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0xf7]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0xfb]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0xfc]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x02,0xfd]
|
|
|
|
buffer_load_dwordx3 v[5:7], v0, s[8:11], s3 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], v0, s[8:11], s3 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], v[0:1], s[8:11], s3 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s3
|
|
// CHECK: [0x00,0x00,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s3 offset:0
|
|
// CHECK: [0x00,0x00,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s3 offset:7
|
|
// CHECK: [0x07,0x00,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s3 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x3c,0xe0,0x00,0x05,0x02,0x03]
|
|
|
|
buffer_load_dwordx3 v[5:7], off, s[8:11], s3 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x3c,0xe0,0x00,0x05,0x42,0x03]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_store_byte v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_byte v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_byte v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_byte v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_byte v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_byte v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_byte v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_byte v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_byte v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_byte v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_byte v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_byte v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_byte v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_byte v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_byte v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_byte v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_byte v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_byte v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_byte v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_byte v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_byte v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_byte v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_byte v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x60,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_byte v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x60,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_store_short v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_short v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_short v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_short v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_short v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_short v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_short v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_short v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_short v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_short v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_short v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_short v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_short v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_short v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_short v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_short v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_short v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_short v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_short v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_short v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_short v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_short v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_short v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x68,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_short v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x68,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_store_dword v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_dword v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_dword v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_dword v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_dword v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_dword v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_dword v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_dword v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_dword v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_dword v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_dword v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_dword v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_dword v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_dword v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_dword v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_dword v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_dword v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_dword v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_dword v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_dword v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_dword v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_dword v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_dword v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x70,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dword v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x70,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_dwordx2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x74,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x74,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[252:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0xfc,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_dwordx4 v[1:4], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x78,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx4 v[1:4], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x78,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[253:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0xfd,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_store_dwordx3 v[1:3], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x7c,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_store_dwordx3 v[1:3], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x7c,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_swap v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_swap v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xc0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xc0,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_cmpswap v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xc4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xc4,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_add v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_add v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xc8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xc8,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_sub v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_sub v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xcc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xcc,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_smin v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_smin v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xd4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xd4,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_umin v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_umin v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xd8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xd8,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_smax v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_smax v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xdc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xdc,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_umax v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_umax v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xe0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xe0,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_and v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_and v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xe4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xe4,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_or v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_or v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xe8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xe8,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_xor v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_xor v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xec,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xec,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_inc v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_inc v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xf0,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xf0,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_dec v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_dec v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xf4,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xf4,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xf8,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xf8,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_fmin v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0xfc,0xe0,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0xfc,0xe0,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v255, off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0xff,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_fmax v1, v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x00,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax v1, off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x00,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x40,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_swap_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x40,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[252:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0xfc,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x44,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_cmpswap_x2 v[1:4], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x44,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_add_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x48,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_add_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x48,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x4c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_sub_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x4c,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x54,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smin_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x54,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x58,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umin_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x58,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x5c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_smax_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x5c,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x60,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_umax_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x60,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_and_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x64,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_and_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x64,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_or_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x68,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_or_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x68,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x6c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_xor_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x6c,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x70,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_inc_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x70,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x74,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_dec_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x74,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[252:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0xfc,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x78,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fcmpswap_x2 v[1:4], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x78,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x7c,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmin_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x7c,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[254:255], off, s[12:15], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0xfe,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[16:19], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x04,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[100:103], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x19,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, ttmp[8:11], s4 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x1e,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s103 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x67]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], flat_scratch_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x68]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], flat_scratch_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x69]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], vcc_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x6a]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], vcc_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x6b]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], tba_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x6c]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], tba_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x6d]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], tma_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x6e]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], tma_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x6f]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], ttmp11 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x7b]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], m0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x7c]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], exec_lo offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x7e]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], exec_hi offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x7f]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], 0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0x80]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], -1 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0xc1]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], 0.5 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0xf0]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], -4.0 offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0xf7]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], src_vccz offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0xfb]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], src_execz offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0xfc]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], src_scc offset:4095
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x03,0xfd]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], v0, s[12:15], s4 idxen offset:4095
|
|
// CHECK: [0xff,0x2f,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], v0, s[12:15], s4 offen offset:4095
|
|
// CHECK: [0xff,0x1f,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], v[0:1], s[12:15], s4 addr64 offset:4095
|
|
// CHECK: [0xff,0x8f,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s4
|
|
// CHECK: [0x00,0x00,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s4 offset:0
|
|
// CHECK: [0x00,0x00,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s4 offset:7
|
|
// CHECK: [0x07,0x00,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s4 offset:4095 glc
|
|
// CHECK: [0xff,0x4f,0x80,0xe1,0x00,0x01,0x03,0x04]
|
|
|
|
buffer_atomic_fmax_x2 v[1:2], off, s[12:15], s4 offset:4095 slc
|
|
// CHECK: [0xff,0x0f,0x80,0xe1,0x00,0x01,0x43,0x04]
|
|
|
|
buffer_wbinvl1_vol
|
|
// CHECK: [0x00,0x00,0xc0,0xe1,0x00,0x00,0x00,0x00]
|
|
|
|
buffer_wbinvl1
|
|
// CHECK: [0x00,0x00,0xc4,0xe1,0x00,0x00,0x00,0x00]
|