mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
4f90b31115
Add VSLL/VSLD/VSRL/VSLA/VSLAX/VSRA/VSRAX/VSFA instructionss. Add additonal AsmParser for VSLD special operand. Also add regression tests. Reviewed By: simoll Differential Revision: https://reviews.llvm.org/D90143
41 lines
1.5 KiB
ArmAsm
41 lines
1.5 KiB
ArmAsm
# RUN: llvm-mc -triple=ve --show-encoding < %s \
|
|
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
# RUN: llvm-mc -triple=ve -filetype=obj < %s | llvm-objdump -d - \
|
|
# RUN: | FileCheck %s --check-prefixes=CHECK-INST
|
|
|
|
# CHECK-INST: vsla.w.sx %v11, %v22, %s20
|
|
# CHECK-ENCODING: encoding: [0x00,0x16,0x00,0x0b,0x00,0x94,0x20,0xe6]
|
|
vsla.w.sx %v11, %v22, %s20
|
|
|
|
# CHECK-INST: vsla.w.sx %vix, %vix, %vix
|
|
# CHECK-ENCODING: encoding: [0x00,0xff,0xff,0xff,0x00,0x00,0x00,0xe6]
|
|
vsla.w.sx %vix, %vix, %vix
|
|
|
|
# CHECK-INST: vsla.w.sx %vix, %vix, %vix
|
|
# CHECK-ENCODING: encoding: [0x00,0xff,0xff,0xff,0x00,0x00,0x00,0xe6]
|
|
pvsla.lo.sx %vix, %vix, %vix
|
|
|
|
# CHECK-INST: pvsla.lo %vix, %v22, 22
|
|
# CHECK-ENCODING: encoding: [0x00,0x16,0x00,0xff,0x00,0x16,0x60,0xe6]
|
|
pvsla.lo %vix, %v22, 22
|
|
|
|
# CHECK-INST: pvsla.lo %vix, %v22, 22
|
|
# CHECK-ENCODING: encoding: [0x00,0x16,0x00,0xff,0x00,0x16,0x60,0xe6]
|
|
vsla.w.zx %vix, %v22, 22
|
|
|
|
# CHECK-INST: pvsla.lo %vix, %v22, 22
|
|
# CHECK-ENCODING: encoding: [0x00,0x16,0x00,0xff,0x00,0x16,0x60,0xe6]
|
|
vsla.w %vix, %v22, 22
|
|
|
|
# CHECK-INST: pvsla.lo %v11, %v22, 127, %vm11
|
|
# CHECK-ENCODING: encoding: [0x00,0x16,0x00,0x0b,0x00,0x7f,0x6b,0xe6]
|
|
pvsla.lo.zx %v11, %v22, 127, %vm11
|
|
|
|
# CHECK-INST: pvsla.up %v11, %vix, %v22, %vm11
|
|
# CHECK-ENCODING: encoding: [0x00,0xff,0x16,0x0b,0x00,0x00,0x8b,0xe6]
|
|
pvsla.up %v11, %vix, %v22, %vm11
|
|
|
|
# CHECK-INST: pvsla %v12, %v20, %v22, %vm12
|
|
# CHECK-ENCODING: encoding: [0x00,0x14,0x16,0x0c,0x00,0x00,0xcc,0xe6]
|
|
pvsla %v12, %v20, %v22, %vm12
|