mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 22:42:46 +02:00
5f7f2a06d7
I'm not sure what reasons the comment here could have had for not setting these. Without these set, there is an assertion hit during DWARF emission. llvm-svn: 243661
26 lines
727 B
TableGen
26 lines
727 B
TableGen
//===-- AMDGPURegisterInfo.td - AMDGPU register info -------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Tablegen register definitions common to all hw codegen targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
let Namespace = "AMDGPU" in {
|
|
|
|
foreach Index = 0-15 in {
|
|
def sub#Index : SubRegIndex<32, !shl(Index, 5)>;
|
|
}
|
|
|
|
def INDIRECT_BASE_ADDR : Register <"INDIRECT_BASE_ADDR">;
|
|
|
|
}
|
|
|
|
include "R600RegisterInfo.td"
|
|
include "SIRegisterInfo.td"
|