1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/CodeGen/ARM/machine-copyprop.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

23 lines
851 B
YAML

# RUN: llc -o - %s -mtriple=armv7s-- -run-pass=machine-cp | FileCheck %s
---
# Test that machine copy prop recognizes the implicit-def operands on a COPY
# as clobbering the register.
# CHECK-LABEL: name: func
# CHECK: $d2 = VMOVv2i32 2, 14, $noreg
# CHECK: $s5 = COPY $s0, implicit $q1, implicit-def $q1
# CHECK: VST1q32 $r0, 0, $q1, 14, $noreg
# The following two COPYs must not be removed
# CHECK: $s4 = COPY $s20, implicit-def $q1
# CHECK: $s5 = COPY $s0, implicit killed $d0, implicit $q1, implicit-def $q1
# CHECK: VST1q32 $r2, 0, $q1, 14, $noreg
name: func
body: |
bb.0:
$d2 = VMOVv2i32 2, 14, $noreg
$s5 = COPY $s0, implicit $q1, implicit-def $q1
VST1q32 $r0, 0, $q1, 14, $noreg
$s4 = COPY $s20, implicit-def $q1
$s5 = COPY $s0, implicit killed $d0, implicit $q1, implicit-def $q1
VST1q32 $r2, 0, $q1, 14, $noreg
...