mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 14:33:02 +02:00
2001fd19b9
This allows the fast regiser allocator to remove redundant register moves. Update a set of tests that depend on the register allocator to be linear scan. llvm-svn: 106420
41 lines
1.1 KiB
LLVM
41 lines
1.1 KiB
LLVM
; RUN: llc < %s -march=cellspu | FileCheck %s
|
|
|
|
; ModuleID = 'loads.bc'
|
|
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
|
|
target triple = "spu"
|
|
|
|
define <4 x float> @load_v4f32_1(<4 x float>* %a) nounwind readonly {
|
|
entry:
|
|
%tmp1 = load <4 x float>* %a
|
|
ret <4 x float> %tmp1
|
|
; CHECK: lqd $3, 0($3)
|
|
}
|
|
|
|
define <4 x float> @load_v4f32_2(<4 x float>* %a) nounwind readonly {
|
|
entry:
|
|
%arrayidx = getelementptr <4 x float>* %a, i32 1
|
|
%tmp1 = load <4 x float>* %arrayidx
|
|
ret <4 x float> %tmp1
|
|
; CHECK: lqd $3, 16($3)
|
|
}
|
|
|
|
|
|
declare <4 x i32>* @getv4f32ptr()
|
|
define <4 x i32> @func() {
|
|
;CHECK: brasl
|
|
; we need to have some instruction to move the result to safety.
|
|
; which instruction (lr, stqd...) depends on the regalloc
|
|
;CHECK: {{.*}}
|
|
;CHECK: brasl
|
|
%rv1 = call <4 x i32>* @getv4f32ptr()
|
|
%rv2 = call <4 x i32>* @getv4f32ptr()
|
|
%rv3 = load <4 x i32>* %rv1
|
|
ret <4 x i32> %rv3
|
|
}
|
|
|
|
define <4 x float> @load_undef(){
|
|
;CHECK lqd $3, 0($3)
|
|
%val = load <4 x float>* undef
|
|
ret <4 x float> %val
|
|
}
|