RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity
llvm-mirror/test/CodeGen
History
Daniel Sanders 44a78fa1d2 [globalisel][irtranslator] Verify that DILocations aren't lost in translation 
Summary:
Also fix a couple bugs where DILocations are lost. EntryBuilder wasn't passing
on debug locations for PHI's, constants, GLOBAL_VALUE, etc.

Reviewers: aprantl, vsk, bogner, aditya_nandakumar, volkan, rtereshin, aemerson

Reviewed By: aemerson

Subscribers: aemerson, rovka, kristof.beyls, javed.absar, llvm-commits

Differential Revision: https://reviews.llvm.org/D53740

llvm-svn: 345743
2018-10-31 17:31:23 +00:00
..
AArch64
[globalisel][irtranslator] Verify that DILocations aren't lost in translation
2018-10-31 17:31:23 +00:00
AMDGPU
AMDGPU: Rewrite SILowerI1Copies to always stay on SALU
2018-10-31 13:27:08 +00:00
ARC
…
ARM
MachineOperand/MIParser: Do not print debug-use flag, infer it
2018-10-30 23:28:27 +00:00
AVR
[AVR] Fix the 'call.ll' CodeGen test
2018-10-10 03:21:42 +00:00
BPF
…
Generic
[MIR] Simplify and move MIR test
2018-10-26 16:00:29 +00:00
Hexagon
[Hexagon] Make sure not to use GP-relative addressing with PIC
2018-10-31 15:54:31 +00:00
Inputs
…
Lanai
…
Mips
[DAGCombiner] Improve X div/rem Y fold if single bit element type
2018-10-30 09:07:22 +00:00
MIR
MachineOperand/MIParser: Do not print debug-use flag, infer it
2018-10-30 23:28:27 +00:00
MSP430
…
Nios2
…
NVPTX
…
PowerPC
MachineOperand/MIParser: Do not print debug-use flag, infer it
2018-10-30 23:28:27 +00:00
RISCV
[RISCV] Eliminate unnecessary masking of promoted shift amounts
2018-10-12 23:18:52 +00:00
SPARC
Relax fast register allocator related test cases; NFC
2018-10-29 20:10:42 +00:00
SystemZ
[SchedModel] Fix for read advance cycles with implicit pseudo operands.
2018-10-30 15:04:40 +00:00
Thumb
[ARM] Make InstrEmitter mark CPSR defs dead for Thumb1.
2018-10-26 19:32:24 +00:00
Thumb2
[SchedModel] Fix for read advance cycles with implicit pseudo operands.
2018-10-30 15:04:40 +00:00
WebAssembly
[WebAssembly] Lower away condition truncations for scalar selects
2018-10-29 18:38:12 +00:00
WinCFGuard
…
WinEH
…
X86
[DAGCombiner] Fold 0 div/rem X to 0
2018-10-31 14:18:57 +00:00
XCore
Relax fast register allocator related test cases; NFC
2018-10-29 20:10:42 +00:00